|Share this thread:|
May23-07, 12:29 AM
hey, i wrote this design in Xilinx of a traffic signal with pedestrain crossing. I am getting this error and have no clue as to what it is...........
* HDL Compilation *
WARNING:HDLParsers:3516 - Found error in file "C:/Documents and Settings/5402050/Desktop/traffic_lights/newproject/trafficsignal.vhd".
WARNING:HDLParsers:3458 - Because of erroneous VHDL file(s), automatic determination of correct order of compilation of files in project file "C:/Documents and Settings/5402050/Desktop/traffic_lights/newproject/TopLevel_vhdl.prj" may be inaccurate. Please put the files in the project file in correct order with keyword 'nosort' at end of the project file, or compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s).
Compiling vhdl file "C:/Documents and Settings/5402050/Desktop/traffic_lights/newproject/trafficsignal.vhd" in Library work.
Entity <traffic> compiled.
ERROR:HDLParsers:164 - "C:/Documents and Settings/5402050/Desktop/traffic_lights/newproject/trafficsignal.vhd" Line 111. parse error, unexpected PROCESS, expecting IF
Total memory usage is 112812 kilobytes
Number of errors : 1 ( 0 filtered)
Number of warnings : 2 ( 0 filtered)
Number of infos : 0 ( 0 filtered)
Process "Synthesize" failed
any ideas . i can mail or pm the codes i hv if u want .thanks
|Register to reply|
|VHDL tutorial||Electrical Engineering||11|
|I need help in VHDL synthesis||Electrical Engineering||5|
|Possible alien signal found! The 1977 WOW signal||General Discussion||4|
|Conversion of sound signal to electrical signal||Electrical Engineering||3|
|Help with VHDL||Electrical Engineering||2|