Common-Source JFET Amplifier problem

  • Thread starter Thread starter charkins
  • Start date Start date
  • Tags Tags
    Amplifier
Click For Summary

Discussion Overview

The discussion revolves around the design and analysis of a common-source JFET amplifier, specifically focusing on biasing and operational parameters. Participants are addressing calculations related to the JFET's characteristics, including the pinch-off voltage and ON resistance.

Discussion Character

  • Homework-related
  • Technical explanation
  • Debate/contested

Main Points Raised

  • One participant questions whether it is safe to assume that VGS(off) is the pinch-off voltage for the transfer plot.
  • Another participant clarifies that rds is the ON resistance from Drain to Source when VGS=0, and mentions that it typically ranges from tens to hundreds of Ohms for ordinary JFETs.
  • There is a correction regarding the units of rds, which should be in Ohms (Ω) rather than kilowatts (kW), and its relevance in determining the slope of the load line.
  • A later reply states that rds will not be involved in the load line when the transistor amplifier is operated in saturation, but it may help determine some unknown transistor parameter.
  • Participants discuss the role of rds in the context of the transistor being in triode with a small VDS.
  • One participant confirms that the pinch-off voltage is indeed the value being referred to.

Areas of Agreement / Disagreement

Participants express differing views on the role and implications of rds in the circuit analysis, particularly regarding its involvement in the load line and its definition. The discussion remains unresolved on some aspects, particularly the assumptions about VGS(off) and the application of rds.

Contextual Notes

There are limitations regarding the assumptions made about the pinch-off voltage and the definitions of parameters like rds, which may depend on specific circuit conditions and configurations.

charkins
Messages
4
Reaction score
0

Homework Statement


For the prelab assume that the JFET has the following typical specifications:
IDSS = 10.0 mA
VGS(OFF) = -3.5 V
rds = 50.0 kW
1. Complete the design for the bias circuit in Figure 1 given that the desired Q-point for the
JFET is ID = 2.0 mA and VDS = 6.0 V by following these steps:
(a) Calculate the following values for this JFET:
VGS = _____________ gm = _____________

15x7tah.png


Homework Equations



gm = 2 * Id / Vgs - Vth

The Attempt at a Solution



Is it safe to assume that VGS(off) is the pinch off voltage for the transfer plot?
What is rds?
 
Physics news on Phys.org
NascentOxygen said:
rds is the ON resistance from Drain to Source, i.e., when VGS=0, the JFETS's miminum* resistance. Typically 10s to 100s of Ohms for ordinary JFETs. rds has units of Ω, not kW. You may include rds when determining the slope of the load line.

A transistor amplifier is operated in saturation, so rds wil not be involved in any load line. It may, however, help to determine some unknown transistor parameter. As mentioned, rds is the approximate resistance between the drain and source when the transistor is in triode with vds small.

Edit: And yes, that will be the pinch off voltage.
 
Last edited:

Similar threads

  • · Replies 2 ·
Replies
2
Views
2K
Replies
13
Views
3K
  • · Replies 2 ·
Replies
2
Views
14K
  • · Replies 3 ·
Replies
3
Views
5K
  • · Replies 3 ·
Replies
3
Views
3K
  • · Replies 13 ·
Replies
13
Views
3K
  • · Replies 25 ·
Replies
25
Views
10K
  • · Replies 1 ·
Replies
1
Views
2K
  • · Replies 1 ·
Replies
1
Views
4K