Help developing sequential circuit for a counter

  • Context: Engineering 
  • Thread starter Thread starter csgirl504
  • Start date Start date
  • Tags Tags
    Circuit Counter
Click For Summary
SUMMARY

The discussion focuses on designing a sequential circuit for a counter that counts from 0 to 5 using D flip-flops. The design requires the creation of a state diagram, state table, state equations, and input equations. Participants confirm that six states (0-5) necessitate three D flip-flops, while also addressing the concept of unreachable states, specifically states 6 and 7, which are not part of the intended counting sequence.

PREREQUISITES
  • Understanding of D flip-flops and their operation
  • Knowledge of state diagrams and state tables
  • Familiarity with sequential circuit design principles
  • Basic concepts of digital logic design
NEXT STEPS
  • Study the design of state diagrams for sequential circuits
  • Learn how to create state tables for D flip-flop circuits
  • Research methods for handling unreachable states in digital circuits
  • Explore the implementation of counters using D flip-flops in VHDL or Verilog
USEFUL FOR

Students in digital logic design courses, electronics engineers, and anyone involved in designing sequential circuits and counters.

csgirl504
Messages
18
Reaction score
0

Homework Statement



Create the design for a sequential circuit that counts 0-5 using only D flip-flops. Your
designs should include a state diagram, state table, stated equations, and input equations.
Additionally, draw the circuit diagram that represents your 0-5 counter. Your design
should specify what action your sequential circuit executes when “unreachable” states are
loaded.

Homework Equations




The Attempt at a Solution



I know that I will have 6 states (0-5), so I will need 3 flip-flops.

When I went to create my state table I got confused. Will states 6 and 7 be unreachable? And how do I know what the next states will be?
 
Physics news on Phys.org
Will states 6 and 7 be unreachable?
At least from 0-5, they are unreachable, right.
And how do I know what the next states will be?
Design your counter for 0-5, and analyze what happens in those two cases afterwards.
 

Similar threads

Comp Sci Digital logic questions -- Designing counters with flip-flops
  • · Replies 3 ·
Replies
3
Views
2K
Engineering Designing 3-Stage Async Counter & Logic Circuit in PSpice
  • · Replies 5 ·
Replies
5
Views
4K
Need help with a mod-6 counter using JK flip flops w/ control bit
  • · Replies 1 ·
Replies
1
Views
3K
Engineering Why Does the Output Y Differ in the Moore Circuit Timing Diagram?
  • · Replies 31 ·
2
Replies
31
Views
4K
Engineering Designing a sequential circuit using JK flip flops
  • · Replies 1 ·
Replies
1
Views
2K
Up/Down Counter Not Counting Down
  • · Replies 4 ·
Replies
4
Views
3K
Circuit Requirements Questions (Design of a stadium lighting system)
  • · Replies 5 ·
Replies
5
Views
2K
Constructing a JK Flip-Flop: Troubleshooting Unexpected Outputs
  • · Replies 20 ·
Replies
20
Views
4K
Synchronous Counter Mod-12 Up/Down Exercise
  • · Replies 1 ·
Replies
1
Views
4K
How about Designing a Non-Sequential Digital Counter?
  • · Replies 2 ·
Replies
2
Views
2K