How to Implement a JK Flip Flop for a Given State Diagram?

  • Thread starter Thread starter Caldus
  • Start date Start date
  • Tags Tags
    Flip flop
Click For Summary
To implement a JK flip-flop based on the given state diagram, the necessary flip-flop inputs must be determined to achieve the specified next-state transitions. The output is defined as the product of the complement of the current state (Qpresent') and the input. A Karnaugh map should be used to simplify the algebraic expressions for both the flip-flop inputs and the output. After simplification, the corresponding circuitry must be drawn to realize these expressions. This process ensures the correct functioning of the JK flip-flop in accordance with the state diagram.
Caldus
Messages
106
Reaction score
0
Given the table of a state diagram:

Code: 
Qpresent | Input | Qnext | Output
0          0       0       0
0          1       1       1
1          0       1       0
1          1       0       0

So, output = Qpresent' * Input

I must use a JK flip flop implementation of all of this. I have to figure out what flip-flop inputs are needed to make the next-state transitions take place. Then I have to put those flip-flop inputs into a Karnaugh map and simplify the algebraic expression. Then I have to draw the circuitry to implement those algebraic expressions. Then I have to repeat the last two steps for the output; which is also a function of the current state and input. Any kind of help appreciated...
 
Engineering news on Phys.org
here is a solution:

http://flexifirm.tripod.com/JK1.jpg
http://flexifirm.tripod.com/JK2.jpg

take care
 
Last edited by a moderator:

Thread 'Electric power distribution from powerplant to homes'

I am trying to understand how transferring electric from the powerplant to my house is more effective using high voltage. The suggested explanation that the current is equal to the power supply divided by the voltage, and hence higher voltage leads to lower current and as a result to a lower power loss on the conductives is very confusing me. I know that the current is determined by the voltage and the resistance, and not by a power capability - which defines a limit to the allowable...
View full post »

Similar threads

Comp Sci Digital logic questions -- Designing counters with flip-flops
  • · Replies 3 ·
Replies
3
Views
2K
Understanding D and JK Flip Flops
  • · Replies 5 ·
Replies
5
Views
5K
Abnormal low current from JK flip flop IC at toggle mode
  • · Replies 34 ·
2
Replies
34
Views
5K
Latches and flip flops - how is stable state defined?
  • · Replies 3 ·
Replies
3
Views
9K
Positive-Edge-Triggered JK flip-flops
  • · Replies 10 ·
Replies
10
Views
4K
Constructing a JK Flip-Flop: Troubleshooting Unexpected Outputs
  • · Replies 20 ·
Replies
20
Views
4K
Regarding jk flip flop Q' stability.
  • · Replies 1 ·
Replies
1
Views
3K
Why are Mod-10 & Mod-5 decade counters while Mod-6 & Mod-8 not?
  • · Replies 10 ·
Replies
10
Views
4K
Understanding Master-Slave Flip Flop
  • · Replies 6 ·
Replies
6
Views
4K
Which JK Flip Flop is Best for Simple State Machines Using a 9V Battery?
  • · Replies 5 ·
Replies
5
Views
3K