Is It Necessary to Consider the Body Effect in Charge Pump Design?

  • Thread starter Thread starter shaikss
  • Start date Start date
Click For Summary
SUMMARY

The discussion centers on the necessity of considering the body effect in charge pump design, particularly in a 4-stage charge pump simulation with dynamic clock tree synthesis (CTS). When the NMOS bulk is connected to ground and the PMOS bulk to the drain, an output of 7.72V is observed at 1.8V input, while connecting both to the source yields 8.3V. It is established that neglecting the body effect (VSB = 0) simplifies learning but is inadvisable in fabrication. Additionally, load current for low power applications is dynamic and can be manipulated by varying load resistance.

PREREQUISITES
  • Understanding of charge pump circuits
  • Familiarity with body effect in MOSFETs
  • Knowledge of dynamic clock tree synthesis (CTS)
  • Basic principles of load current in electronic circuits
NEXT STEPS
  • Research the impact of body effect on MOSFET performance
  • Learn about dynamic load current management techniques
  • Explore the design considerations for charge pumps in low power applications
  • Investigate the role of MOS current sources in controlling output current
USEFUL FOR

Electrical engineers, circuit designers, and anyone involved in the design and optimization of charge pumps and low power electronic systems.

shaikss
Messages
32
Reaction score
0
Hi,

I simulated 4-stage Charge pump with dynamic CTS.

When I have given 1.8V of input voltage, I observed 7.72V as output when the NMOS bulk is connected to ground and PMOS bulk connected to drain.(Highest potential)

At the same time, I observed 8.3V as output when NMOS bulk and PMOS bulk are connected to source.

Can you please let me know while designing any circuit is it good to consider body effect or neglect the body effect?

If VSB = 0, we have neglected body effect and if VSB !=0, then body effect comes into picture.

So, whether we have to neglect it or consider it?

What may be the load current for low power applications? Load is always dynamically varying.

So, how should we know what is the load current of the system?

I may connect chargepump to some another block for example EEPROM or any digital block in my design.
What are the different parameters to consider while manipulating load current?

If I vary the load resistance,then it is equivalent to varying load current. Am I right? Please correct me if I am wrong.

Thanks,
Shaikss.
 
Engineering news on Phys.org
Can you please let me know while designing any circuit is it good to consider body effect or neglect the body effect?

If VSB = 0, we have neglected body effect and if VSB !=0, then body effect comes into picture.

So, whether we have to neglect it or consider it?

If you are just learning circuit operation, you may ignore it for simplicity.

If you are designing for fabrication NEVER ignore/assume anything.

What may be the load current for low power applications? Load is always dynamically varying.

So, how should we know what is the load current of the system?

Refer to instruction manuals of the chip to gather these data.

I may connect chargepump to some another block for example EEPROM or any digital block in my design.
What are the different parameters to consider while manipulating load current?

If I vary the load resistance,then it is equivalent to varying load current. Am I right? Please correct me if I am wrong.

There must be some MOS current source which provides o/p current. Control the bias of that source and you will control load current.
 

Similar threads

  • · Replies 8 ·
Replies
8
Views
3K
  • · Replies 6 ·
Replies
6
Views
3K
  • · Replies 13 ·
Replies
13
Views
3K
  • · Replies 2 ·
Replies
2
Views
3K
Replies
2
Views
5K
  • · Replies 3 ·
Replies
3
Views
2K
  • · Replies 5 ·
Replies
5
Views
3K
  • · Replies 6 ·
Replies
6
Views
3K
  • · Replies 1 ·
Replies
1
Views
2K
  • · Replies 15 ·
Replies
15
Views
4K