alt3r
- 1
- 0
Hello guys,
i want ALU implemented in gate level in verilog, please help me
i want ALU implemented in gate level in verilog, please help me
The discussion focuses on implementing an Arithmetic Logic Unit (ALU) at the gate level using Verilog. Key components include three registers: an Instruction Control Register (3-4 bits), Register A (8, 16, or 32 bits), and Register B (same size as Register A). The control register dictates the operation performed on the registers, utilizing logical operations such as AND, OR, NOT, ADD, and SUB. Additional considerations include implementing a carry flag and avoiding closed loops by using an auxiliary register, D, for intermediate calculations.
PREREQUISITESElectronics engineers, computer architecture students, and anyone interested in digital circuit design and Verilog programming will benefit from this discussion.