Time domain aliasing in VNA TDR measurement

  • Thread starter Thread starter yefj
  • Start date Start date
Click For Summary

SUMMARY

Time domain aliasing in Vector Network Analyzer (VNA) Time Domain Reflectometry (TDR) measurements occurs due to the circular nature of the VNA time window and the Nyquist sampling theorem requirements. The TDR time window, for example from -50ns to 50ns, must be set considering the round-trip delay of the signal, calculated as 2 * cable length / phase velocity, to avoid overlapping reflections. Reflections from impedance mismatches cause multiple scattering events that attenuate over time, but the finite VNA time window causes aliasing of these reflections. Improper de-embedding, insufficient frequency sampling, or incorrect S-parameter measurement range cause causality violations, visible as signals appearing before time zero in the TDR response. Proper S-parameter sampling requires equally spaced frequency points from DC to the system's bandwidth limit to ensure accurate inverse FFT and causality compliance.

PREREQUISITES

  • Nyquist sampling theorem and aliasing principles
  • Vector Network Analyzer (VNA) operation and architecture
  • S-parameter measurement and de-embedding techniques
  • Time Domain Reflectometry (TDR) signal processing and inverse FFT

NEXT STEPS

  • Study VNA time window configuration to prevent time domain aliasing
  • Learn advanced de-embedding methods to remove early reflections accurately
  • Master S-parameter frequency sampling strategies, including DC extrapolation
  • Explore causality analysis techniques in TDR data interpretation

USEFUL FOR

RF engineers, test and measurement specialists, and signal integrity analysts working with VNA-based TDR measurements and impedance characterization will benefit from understanding time domain aliasing, proper S-parameter sampling, and causality issues discussed here.

yefj
Messages
122
Reaction score
2
Hello, alyasing by nyquist theorem where we have analog signal at some frequency and we sample it at some rate so we need the sample rate to be twice higher the the analog signal frequency.

we set TDR in VNA from negative to positive -50ns to 50ns for example
we have a circular 100s.
Our signal traveling forward then reflected signal sums with the original after a while.
this time for the reflected signal to reach the source is 2*length_till_discontinuety/phase velocity.
We start time at t=0sec
How does Aliasing comes at this point?
How Do we set the VNA time domain properly so we avoid time domain Aliasing?
 
Engineering news on Phys.org
Update:
so given velocity factor 77% and cable length of 0.3m given the calculation in the photo we have round trip at 2.3ns.
so given my calculation is from -50ns to 50ns I will have the TDR pulse only on the positive side.

The problem with this consept is if we have a system where we have back and forth reflections where source and load impedance differ the carateristic impedance of the line.
Then we have bounce diagram from 0 to infinity .

but in VNA we wont have time infinity we have circular time .
How double mismatch source and load will be presented on circular VNA plot?
Thanks.
 
yefj said:
The problem with this consept is if we have a system where we have back and forth reflections where source and load impedance differ the carateristic impedance of the line.
Then we have bounce diagram from 0 to infinity .
Each "bounce" is a scattering event that splits the energy two ways, in proportion to the transmission and reflection coefficient at each impedance transition. The signal will be attenuated progressively, so multiple scatterings quickly become an insignificant part of the record.
Transmission lines also have attenuation with distance travelled, which means as time increases signals in TDR become less well-defined.

The process of computing a TDR from VNA data, needs to be separated into discrete and separate steps before analysis.

Maybe you should start by looking at how a VNA operates.
https://en.wikipedia.org/wiki/Network_analyzer_(electrical)#Architecture
 
Hello Baluncore, suppose in VNA we have -50ns to 50ns.
I understand that if we have signal in 0 to -50ns negative area is called casuality.
That things happen before the input.
If I understand correcly it could happen because of bad deembeding or bad sampling of the S-params, or bad rise time
Few questions:
1.does signal appearing in the negative area -50ns to 0 means causality issue?
2.why bad deembeding causes reflection in negative area?
3.why bad sampling of s-params can cause its IFFT to have signal in the negative area?
4.How can I know the cause of bad causality issue?
5.what is the proper way to sample S-params so I will not have causality problem?
Thanks.
 
yefj said:
1.does signal appearing in the negative area -50ns to 0 means causality issue?
Yes. The conversion from the S-parameter sweep to time, assumes the step occurs at time = 0. If the data canot fit such an assumption, then there will be signal occurring before time zero.
yefj said:
2.why bad deembeding causes reflection in negative area?
De-embedding removes the early reflections from inside the VNA, the test jig, and the connectors. If the de-embedding is not done correctly, then there will be reflections remaining that happened before the step at time zero.
yefj said:
3.why bad sampling of s-params can cause its IFFT to have signal in the negative area?
Before computing the TDR, the S-parameters need to be sampled at a comb of frequencies. An S-parameter for the zero frequency must be inferred from the data, before the IFFT of the sweep is computed.
yefj said:
4.How can I know the cause of bad causality issue?
Identify the cause by changing the setup, then repeat the conversion process.
yefj said:
5.what is the proper way to sample S-params so I will not have causality problem?
Gather equally spaced S-parameters, from DC to daylight.
 
  • Like
Likes   Reactions: yefj

Similar threads

  • · Replies 4 ·
Replies
4
Views
2K
Replies
7
Views
5K
  • · Replies 2 ·
Replies
2
Views
3K
Replies
18
Views
4K
  • · Replies 3 ·
Replies
3
Views
2K
Replies
10
Views
4K
  • · Replies 3 ·
Replies
3
Views
2K
  • · Replies 1 ·
Replies
1
Views
3K
  • · Replies 1 ·
Replies
1
Views
2K
  • · Replies 1 ·
Replies
1
Views
2K