Verify 2 Layout Designs: NOR & NAND

  • Thread starter Thread starter Maxwell
  • Start date Start date
Click For Summary
SUMMARY

The forum discussion focuses on verifying the correctness of two layout designs for digital logic gates: a 2 Input NOR and a 2 Input NAND. Users confirmed that the NAND layout correctly positions series devices at the bottom and parallel devices at the top, while the NOR layout places parallel devices at the bottom and series devices at the top. The discussion highlights the importance of functionality over aesthetics in circuit design, particularly when using Cadence software, which has issues with saving snap spacing settings.

PREREQUISITES
  • Understanding of digital logic design principles
  • Familiarity with Cadence software for circuit design
  • Knowledge of series and parallel configurations in electronic circuits
  • Basic skills in interpreting circuit layouts and schematics
NEXT STEPS
  • Research Cadence layout settings and how to save snap spacing preferences
  • Study the differences between series and parallel circuits in digital design
  • Learn about best practices for verifying digital logic gate layouts
  • Explore advanced features of Cadence for optimizing circuit designs
USEFUL FOR

Electrical engineers, circuit designers, and students involved in digital logic design who need to verify and optimize their layout designs using Cadence software.

Maxwell
Messages
511
Reaction score
0
Hey, I was wondering if anyone would be able to verify if two of my layouts are correct. These are going to be part of a larger layout, so I want to make sure the smaller pieces are correct before I move on.

Please excuse to ugly design - I'm not too worried about aesthetics right now - just functionality. Some of my pieces may not be symmetrical because Cadence does not save my snap spacing settings, so every time I open a design, I have to remember to change it to my preferred values. :rolleyes:

Thanks.

2 Input NOR

http://img.photobucket.com/albums/v220/Monstrosity/NOR.jpg" 2 Input NAND:

http://img.photobucket.com/albums/v220/Monstrosity/NAND.jpg"
 
Last edited by a moderator:
Engineering news on Phys.org
They look correct. The NAND has the series devices at the bottom, and the parallel devices at the top. The NOR has the parallell devices at the bottom and the series devices on the top.

- Warren
 
Thanks, chroot.
 

Similar threads

Engineering Drawing Circuits: Correctly Drawing NAND and NOR Gates with 2 Inputs
  • · Replies 1 ·
Replies
1
Views
2K
ASIC Logic Gates NAND Homework: Solving 2-Input NAND Gate Circuit
  • · Replies 9 ·
Replies
9
Views
3K
Implement ABC'D' using only one 2-input nand gate and one 3-input nor gate
  • · Replies 2 ·
Replies
2
Views
6K
How Can You Simplify Boolean Expressions Using Only NOR Gates?
  • · Replies 2 ·
Replies
2
Views
2K
Designing a 2-bit Comparator with NOR gates
  • · Replies 7 ·
Replies
7
Views
8K
Optimizing Your 4 Layer PCB Stack-up for Maximum Performance: Tips and Tricks
  • · Replies 16 ·
Replies
16
Views
31K
Otis Elevator's 75% More Efficient Design: What's Behind the Savings?
  • · Replies 3 ·
Replies
3
Views
2K
Engineering How Can You Solve Boolean Expressions Using Only NAND and NOR Gates?
  • · Replies 2 ·
Replies
2
Views
5K
How Can I Calculate the Power Output of My Electric Coil Design?
  • · Replies 6 ·
Replies
6
Views
3K
Designing a Two-Bit Adder Using Verilog Primitive Gates
  • · Replies 1 ·
Replies
1
Views
5K