Register to reply

Type of back-gate Si on FET

by slkms1
Tags: backgate, type
Share this thread:
slkms1
#1
Aug26-11, 02:38 PM
P: 3
Hi,

I fabricated a very simple back-gate FET.

I used highly Boron doped (so, P-type) Si wafer as a gate and then, grown SiO2 thermally as a dielectric. And, deposited N-type semiconductor followed by Au/Cr deposition as electrodes (source and drain).

And I measured Ids-Vds and Ids-Vg. The results show the graphs of typical P-type semiconductor, even though N type semiconductor was used.

I'm struggling to understand it but haven't yet.

Is it possible this is because of highly doped P-type Si gate?

(I looked for several reference and found that all used the same types of semiconductor and gate (i.e. highly doped n type Si gate + n-type semiconductor or highly doped p type Si gate + p-type semiconductor)

Or is there anything I should check?

Thank you.
Phys.Org News Partner Engineering news on Phys.org
Tricorder XPRIZE: 10 teams advance in global competition to develop consumer-focused diagnostic device
Study shows local seismic isolation and damping methods provide optimal protection for essential computing equipment
New filter technology uses inert gas to bore holes in high-quality steel
es1
#2
Aug28-11, 11:56 PM
P: 324
By backgate FET do you mean there is electrode in the channel for threshold voltage control?
Can you describe the Ids-Vg(s?) test circuit?

You didn't mention the body connection. You might want to check that.
slkms1
#3
Aug29-11, 09:25 AM
P: 3
Thanks for your comment, es1.

the attached picture shows the device.
(my goal is to get electrical characteristics for N-type semiconductor)

I believe that 'source' acted as a common electrode but I'm not sure I drew the connections between gate-source and drain-source correctly because I used pre-setting for measurement.
Attached Thumbnails
Picture1.jpg  

rakeshgarg123
#4
Aug30-11, 01:07 AM
P: 1
Type of back-gate Si on FET

Hi Can you provide the following.
What is the test circuit ?
What is the gate oxide thickness?
slkms1
#5
Aug30-11, 10:21 AM
P: 3
Dear, rakeshgarg123

Unfortunately, I don't know the test circuit exactly

I used HP4156A analyzer and default setting for FET.

SiO2 thickness is 100 nm.

Is this not enough to understand my problem?
es1
#6
Aug30-11, 11:34 AM
P: 324
Sorry slkms1. I am not familiar with that structure of a FET so I don't think I'll be able to help much after all.

It kind of looks like a more typical FET, but just upside down and possibly without substrate. Is that right? Or maybe the blue boxes represent what would typically be considered the substrate?

One thing that seemed off to me. The channel SI between the source and drain is n-type according to the drawing label. Isn't that consistent with the PMOS (I assume that's what is meant by p-type) behavior you measured?
es1
#7
Aug30-11, 11:50 AM
P: 324
After rereading your post I am pretty sure you did build a PMOS.

You have an n-type channel and metal barrier diodes at the S and D terminals.
I have the distinct feeling that I am missing something obvious but I am pretty sure this is consistent with a PMOS.

And it looks like the HP4156A agrees.

See the PMOS vs NMOS cross sections here:
http://www.circuitstoday.com/mosfet-technology


Register to reply

Related Discussions
XOR gate to XNOR gate boolean algebra Engineering, Comp Sci, & Technology Homework 6
LaTeX: Text type, displayed type? Math & Science Software 2
What happens when you place a NOT gate before and after a NAND gate Engineering, Comp Sci, & Technology Homework 11
Any gate i can substitute to xor gate? Computing & Technology 8
Not back-to-back emission of decay products High Energy, Nuclear, Particle Physics 11