CMOS inverter circuit question

  • Context: Engineering 
  • Thread starter Thread starter Mugged
  • Start date Start date
  • Tags Tags
    Circuit Cmos Inverter
Click For Summary
SUMMARY

The discussion centers on determining the input voltage (Vin) for a CMOS inverter circuit when both transistors are in saturation mode. The user initially struggled with the drain current equations due to the variable Vgs2, which represents the gate-source voltage of the second transistor. Ultimately, the user concluded that Vgs2 remains constant at 0 volts, simplifying the analysis of the circuit.

PREREQUISITES
  • Understanding of CMOS technology and inverter circuits
  • Familiarity with transistor operation, specifically saturation mode
  • Knowledge of drain current equations for MOSFETs
  • Basic circuit analysis skills
NEXT STEPS
  • Study the characteristics of CMOS inverters and their applications
  • Learn about MOSFET saturation and cutoff regions
  • Explore the derivation and application of drain current equations in detail
  • Investigate the impact of Vgs on transistor behavior in CMOS circuits
USEFUL FOR

Electrical engineers, electronics students, and hobbyists interested in understanding CMOS inverter circuits and transistor operation.

Mugged
Messages
103
Reaction score
0
[SOLVED] cMOS inverter circuit question

Hey guys I have the following circuit; its an inverter using transistors

http://img716.imageshack.us/img716/7609/circuit.jpg

Im trying to figure out what the voltage value of Vin should be WHEN both transistors are in saturation mode. I have realized that if they both are in saturation mode then they will have the same current going through them - but when i use the drain current equations I'm left with a variable that I can't lock down in terms of Vin, namely the voltage across the gate of transistor 2 (Vgs2).

Can anyone help?
 
Last edited by a moderator:
Physics news on Phys.org
Nevermind, I realized that Vgs2 is equal to 0 at all times.
 

Similar threads

Engineering Diff gain of a push pull degenerated differential pair
  • · Replies 6 ·
Replies
6
Views
3K
Finding the CMOS transistor width ratio
  • · Replies 1 ·
Replies
1
Views
2K
Engineering Negative PSRR of the Two-Stage Op Amp
  • · Replies 0 ·
Replies
0
Views
2K
Engineering Why is the voltage source high potential into node 1 at -12 V in this op amp problem?
  • · Replies 15 ·
Replies
15
Views
3K
Engineering Difficulty in Understanding Inverter Terms
  • · Replies 2 ·
Replies
2
Views
1K
Any advice to make this Op-Amp temperature controller circuit work?
  • · Replies 34 ·
2
Replies
34
Views
4K
Engineering Why Does Vout Become Constant in a MOSFET Circuit at High Vin?
  • · Replies 1 ·
Replies
1
Views
4K
Engineering Transform question about this circuit
  • · Replies 4 ·
Replies
4
Views
2K
Engineering Input-referred thermal noise voltage (Razavi exercise)
  • · Replies 1 ·
Replies
1
Views
3K
Opamp Voltages: Finding Output Voltage with Inverting and Non-Inverting Amps
  • · Replies 2 ·
Replies
2
Views
3K