Constructing a NAND Gate as Inverter: Troubleshooting Needed

Click For Summary

Discussion Overview

The discussion revolves around troubleshooting the construction of a NAND gate configured as an inverter. Participants are addressing issues related to circuit connections, input requirements, and the proper use of components in the circuit design.

Discussion Character

  • Homework-related
  • Technical explanation
  • Debate/contested

Main Points Raised

  • One participant describes their attempt to construct a NAND gate as an inverter and notes that the output is always on except when both inputs are zero.
  • Another participant questions the proper connection of U1A's upper wire, suggesting it may not be connected correctly.
  • A participant expresses confusion about whether both ports should be connected to the switch and the requirement for a voltage source input.
  • Concerns are raised about the absence of a pull-up resistor at the switch, questioning how a logic 1 can be achieved for the inputs.
  • One participant mentions needing to connect a lead from U1 to the voltage source to achieve a HIGH input value but reports that this did not resolve the issue.
  • Another participant suggests checking all junctions in the circuit and questions the configuration of logic gates used.
  • A suggestion is made to simplify the circuit by understanding U4A and questioning the necessity of two switches for an inverter.
  • One participant recommends using a specific type of switch to provide logic HIGH or LOW, indicating that a simpler arrangement could be more effective.
  • Another participant advises using a pull-up resistor on the input and a single pole switch to pull it down if the suggested switch type is unavailable.

Areas of Agreement / Disagreement

Participants express various viewpoints on the correct connections and components needed for the circuit, indicating that there is no consensus on the solution to the problem. Multiple competing views remain regarding the proper configuration and troubleshooting steps.

Contextual Notes

Participants mention specific components and configurations, such as pull-up resistors and the arrangement of switches, but there are unresolved questions about the correct connections and the functioning of the circuit.

dwn
Messages
165
Reaction score
2

Homework Statement


Constructing a NAND gate as an inverter.

Homework Equations

The Attempt at a Solution


I've attached the image at my attempt to construct the circuit. The output is always on, which it should be except when both inputs are zero. Could someone explain what I am doing wrong?
Thank you.
 

Attachments

  • InvertedNAND.png
    InvertedNAND.png
    3.2 KB · Views: 542
Physics news on Phys.org
Is U1A's upper wire connected properly?
 
I'm afraid I don't understand what you mean. Shouldn't both ports be connected to the switch? In doing that, the gate will output whatever is opposite the input, or does it require an input from the voltage source? I'm really confused about all of this.
 
I don't see a pullup resistor at the switch. How will you get a logic 1 for your inputs?
 
Based off what you and Korisnik are saying, I need to run a lead from U1 to the voltage source in order to have a HIGH input value.

Tried that to see if it would work...no go.
 
Last edited:
dwn said:
Based off what you and Korisnik are saying, I need to run a lead from U1 to the voltage source in order to have a HIGH input value.

Tried that to see if it would work...no go.
No, I just asked if it was properly connected, as I can't see a junction there. I don't know about the pull up thingy, I've never worked with anything but logic (I don't know how "input", as in Vcc can be connected like this and pull-up to still work). Maybe if this is TTL logic you can't put Vcc on the output.. you need it on the input, also connect to ground and put some pull up resistors (~10k Ohms) before the gates (after switches) so it doesn't float. http://s22.postimg.org/ynlu13ech/DLr5_Bna.png
 
Last edited:
Thank Korisnik. I implemented the changes you suggested in your image, however, the circuit still doesn't function correctly. I found a couple example circuits online, to use NAND as an inverted logic gate, but I must not be making the connections correctly.
 
dwn said:
Thank Korisnik. I implemented the changes you suggested in your image, however, the circuit still doesn't function correctly. I found a couple example circuits online, to use NAND as an inverted logic gate, but I must not be making the connections correctly.
Check all junctions, for example where U1A's upper wire connects to the wire coming from the switch. "Bigger" red dots should be junctions. Does your circuit work properly with any configuration of logic gates?
 
Can I suggest you take a look at U4A. For example if you understand what U4A is doing you might see a way to simplify your circuit considerably.

PS: Inverters only have one input so why does your circuit have two switches?
 
  • #10
You could use a switch like this at the input, to provide the logic HIGH or logic LOW for your inverter.

03001x01.png


You won't need a complicated arrangement of gates if you use this to set logic 1 or 0 as input.

The indicator at the output isn't right. All you need from the gate's output is a resistor + LED to ground. The light will glow if the gate's output is HIGH, and it won't glow if output is LOW.

Start over afresh. You've got way off-course by using the wrong arrangement at the input.
 
Last edited:
  • #11
If you don't have that type of switch use a pull-up resistor on the input and a single pole switch to pull it down.
 

Similar threads

  • · Replies 1 ·
Replies
1
Views
2K
  • · Replies 8 ·
Replies
8
Views
3K
  • · Replies 2 ·
Replies
2
Views
2K
  • · Replies 1 ·
Replies
1
Views
7K
  • · Replies 7 ·
Replies
7
Views
2K
Replies
16
Views
2K
  • · Replies 1 ·
Replies
1
Views
2K
  • · Replies 2 ·
Replies
2
Views
6K
  • · Replies 3 ·
Replies
3
Views
28K
  • · Replies 3 ·
Replies
3
Views
2K