Current through Voltage in a Transfer Function

Click For Summary
SUMMARY

The discussion focuses on the calculation of the transfer function in a two-port network involving a series connection of two diodes and two resistors. The user questions the omission of the output current (Iout) in the application of Kirchhoff's Current Law (KCL) at the output node (Vout) in their professor's notes. The circuit consists of Vin connected in series with Diode(1), followed by a parallel combination of Diode(2) and Resistor(1), and finally Resistor(2). The user seeks clarification on why Iout is disregarded in the KCL analysis for the transfer function.

PREREQUISITES
  • Understanding of Kirchhoff's Current Law (KCL)
  • Familiarity with transfer functions in electrical circuits
  • Knowledge of two-port network analysis
  • Basic circuit components: diodes and resistors
NEXT STEPS
  • Study the derivation of transfer functions in two-port networks
  • Learn about the impact of output currents in KCL applications
  • Explore circuit simulation tools like LTspice for visualizing circuit behavior
  • Review the characteristics of diodes in series and parallel configurations
USEFUL FOR

Electrical engineers, circuit designers, and students studying circuit analysis who are looking to deepen their understanding of transfer functions and KCL applications in two-port networks.

KasraMohammad
Messages
18
Reaction score
0
I am trying to solve the transfer function of a circuit. I noticed in the explained notes provided by the teacher, he deduced certain IV characteristics using KCL. The KCL on the node attached to Vout did not consider the output current running to Vout, and instead only incorporated the currents of the remaining three wires attached to that node. Why is this? Do you disregard when calculating transfer function that there is current running to Vout?
 
Engineering news on Phys.org
It'll be a lot easier if you provide a diagram.
 
I don't have a diagram of it, but i can explain the circuit, though my question would be equally applicable to any two-port network that has Vin and Vout.

Its a Vin in series with the following in order of closest to Vin: Diode(1) + Diode(2)||Resistor(1) + Resistor(2). Vout is the node between Diode(2)||Resistor(1) and Resistor(2).

When taking the KCL of the node attached to Vout, the professor's notes did not take into account the current Iout, the current running out of that node towards Vout.

I hope my explanation makes sense.
 

Similar threads

  • · Replies 3 ·
Replies
3
Views
2K
  • · Replies 30 ·
2
Replies
30
Views
6K
  • · Replies 10 ·
Replies
10
Views
2K
Replies
12
Views
2K
  • · Replies 4 ·
Replies
4
Views
1K
  • · Replies 26 ·
Replies
26
Views
3K
  • · Replies 10 ·
Replies
10
Views
2K
  • · Replies 2 ·
Replies
2
Views
2K
Replies
15
Views
3K
Replies
11
Views
3K