Do I Need a Buffer for My ADC When Sharing a Bus with NAND Flash?

  • Thread starter Thread starter quantum8000
  • Start date Start date
  • Tags Tags
    Buffer
AI Thread Summary
Using a buffer between a bus and an ADC is recommended to minimize noise feed-through and potentially enhance ADC accuracy by reducing power dissipation. In projects where an ADC shares a 16-bit bus with NAND flash, a buffer is crucial to match impedance and prevent damage from signal mismatches. There are two main types of buffers: current and voltage, both of which are important for isolating noise. Additionally, maintaining separate ground planes for analog and digital circuits is essential to further reduce noise coupling. Consulting the manufacturer's PCB layout recommendations is vital for ensuring optimal performance and acceptable noise levels for the ADC.
quantum8000
Messages
1
Reaction score
0
somebody says put a buffer between a bus and an ADC .even if the ADC has an internal buffer. it iminimises the noise feed through,and may improve ADC accuracy by lowering power dissipation.
in the project i am working on,the ADC must share 16bit BUS with a nand flash.the bufer is necessary? and what is the meaning of the buffer?
 
Engineering news on Phys.org
Buffers are primarily used to match inpedance whether from voltage, current or RF.

http://en.m.wikipedia.org/wiki/Buffer_amplifier

an impedance mismatch in the case of signals and RF can cause damage to sensitive circuitry such as ADC's. A mismatch in RF for example creates reflective waves and inducing reflective voltages.
There are two main types of buffers. Current or voltage.
 
Mordred has answered the question for the analogue side. But the digital side can also be important.

A digital buffer can help isolate digital bus noise from the ADC chip. However, there should be separate ground planes for the analogue and digital sides of the chip. The ADC chip should have some form of differential analogue input that will minimise digital noise coupling into the analogue and reference inputs.

The manufacturer will provide a recommended PCB layout for operation, and will specify conditions for measurement of conversion noise. You will need to consult those details before you can decide on an acceptable noise environment for the ADC chip in your application.
 
Very basic question. Consider a 3-terminal device with terminals say A,B,C. Kirchhoff Current Law (KCL) and Kirchhoff Voltage Law (KVL) establish two relationships between the 3 currents entering the terminals and the 3 terminal's voltage pairs respectively. So we have 2 equations in 6 unknowns. To proceed further we need two more (independent) equations in order to solve the circuit the 3-terminal device is connected to (basically one treats such a device as an unbalanced two-port...
suppose you have two capacitors with a 0.1 Farad value and 12 VDC rating. label these as A and B. label the terminals of each as 1 and 2. you also have a voltmeter with a 40 volt linear range for DC. you also have a 9 volt DC power supply fed by mains. you charge each capacitor to 9 volts with terminal 1 being - (negative) and terminal 2 being + (positive). you connect the voltmeter to terminal A2 and to terminal B1. does it read any voltage? can - of one capacitor discharge + of the...
Back
Top