Engineering Drawing Circuits: Correctly Drawing NAND and NOR Gates with 2 Inputs

  • Thread starter Thread starter MissP.25_5
  • Start date Start date
  • Tags Tags
    Circuits Drawing
Click For Summary
The discussion focuses on the correct drawing of NAND and NOR gates with two inputs. The original poster clarifies a misunderstanding regarding the question, stating it pertains to single NAND and NOR gates rather than multiple gates. They seek confirmation on their circuit drawing and inquire about the output when all inputs are set to 1. There is a suggestion that the logic may require using the NOR of two NANDs, raising questions about equivalence. The conversation emphasizes the importance of accurately representing logic circuits for proper functionality.
MissP.25_5
Messages
329
Reaction score
0
Hello.
Can someone check if I drew the circuit for (a) correctly? By the way, I translated the question wrong, it doesn't actually mean 2 NAND gates or 2 NOR gates, it just means NAND gates with 2 inputs and NOR gates with 2 inputs.
And how to do the second one?
 

Attachments

  • IMG_6614.jpg
    IMG_6614.jpg
    36.1 KB · Views: 515
  • IMG_6685.jpg
    IMG_6685.jpg
    54.3 KB · Views: 484
Last edited by a moderator:
Physics news on Phys.org
Check what your logic circuit itself will output with A=B=C=1

You seem to be saying I need the OR of two ANDs so I'll use the NOR of two NANDs. Maybe these are not equivalent?
 
Last edited:

Similar threads

  • · Replies 5 ·
Replies
5
Views
3K
  • · Replies 1 ·
Replies
1
Views
2K
  • · Replies 8 ·
Replies
8
Views
3K
  • · Replies 3 ·
Replies
3
Views
2K
  • · Replies 1 ·
Replies
1
Views
2K
  • · Replies 2 ·
Replies
2
Views
5K
  • · Replies 3 ·
Replies
3
Views
27K
Replies
9
Views
3K
  • · Replies 1 ·
Replies
1
Views
7K
Replies
10
Views
3K