Input and Output graphs with capacitor

Click For Summary

Discussion Overview

The discussion revolves around the output waveform of a circuit involving a capacitor and resistor, specifically whether the output will always be zero or if it can vary based on input conditions. The scope includes conceptual understanding and homework-related queries.

Discussion Character

  • Debate/contested
  • Homework-related
  • Conceptual clarification

Main Points Raised

  • Some participants assert that the output will not always be zero, suggesting that it depends on the frequency of the input signal relative to the circuit's RC time constant.
  • Others argue that the output voltage will always be zero due to the grounding configuration near the resistor.
  • A participant challenges the assertion that the output must be zero, labeling it as unfounded.

Areas of Agreement / Disagreement

There is no consensus; participants express competing views regarding the output behavior of the circuit.

Contextual Notes

Participants have not fully explored the implications of the RC time constant or the specific input signal characteristics, leaving some assumptions unaddressed.

sandy.bridge
Messages
797
Reaction score
1

Homework Statement



Hello all, there has been some debate in my class as to the output waveform for the following circuit:
no.jpg


Others say that the output will always be zero.
 
Physics news on Phys.org
I forgot to say that I am really looking for someone to say whether the output in the graph is right, or if it would indeed be zero.
 
The output won't be always zero. How closely the output resembles what you've drawn will depend upon the frequency with which the input signal alternates from + to - and back, compared to the circuit's RC time constant.
 
The other individuals argued that since the ground is connected near the bottom of the resistor, the output voltage, which is in the far right corner, would always be zero.
 
sandy.bridge said:
The other individuals argued that since the ground is connected near the bottom of the resistor, the output voltage, which is in the far right corner, would always be zero.

That's not an argument, it's an unfounded assertion :smile:
 

Similar threads

Engineering AM-AM and AM-PM graph generation in LTSpice
  • · Replies 11 ·
Replies
11
Views
2K
Generating a rising staircase waveform using an integrator?
  • · Replies 29 ·
Replies
29
Views
4K
Engineering Selecting operation code for arithmetic circuit that uses the least amount of transistors and other inquiry
  • · Replies 4 ·
Replies
4
Views
2K
Engineering Analyzing the output impedance and open loop gain of a IC-741 Op-Amp
  • · Replies 2 ·
Replies
2
Views
3K
Engineering Understanding Clamper Circuits: Analysis, Voltage Shifts, and Capacitor Behavior
  • · Replies 7 ·
Replies
7
Views
2K
Constructing a JK Flip-Flop: Troubleshooting Unexpected Outputs
  • · Replies 20 ·
Replies
20
Views
4K
Engineering Understanding the output waveform and using LTSpice
  • · Replies 1 ·
Replies
1
Views
2K
Engineering Longest Path in a Combinational Circuit
  • · Replies 14 ·
Replies
14
Views
5K
Engineering Filter Linear Phase Property for non-integer time delays
  • · Replies 3 ·
Replies
3
Views
2K
Engineering Output load voltages in Bridge Rectifier circuit
  • · Replies 1 ·
Replies
1
Views
2K