Solve RC Circuits Homework: Find Vout w/S1+S2 Closed

Click For Summary

Discussion Overview

The discussion revolves around solving a homework problem related to RC circuits, specifically finding the output voltage (Vout) while two switches (S1 and S2) are closed until S2 opens. The context includes the behavior of the circuit during the charging phase of a capacitor, with given resistor, capacitor, and voltage values.

Discussion Character

  • Homework-related
  • Mathematical reasoning
  • Technical explanation
  • Debate/contested

Main Points Raised

  • One participant presents an equation for the capacitor voltage, Vc(t), during the charging phase and expresses confusion about applying Kirchhoff's Voltage Law (KVL) to the circuit.
  • Another participant questions the necessity of keeping S1 in the discussion since it is always closed, suggesting it behaves like a wire.
  • Clarifications are made regarding the definitions of V0 (initial capacitor voltage) and V1 (source voltage), with some disagreement about the initial conditions of the capacitor.
  • A participant provides a detailed expression for Vout, including the time constant T and the behavior of the circuit as the capacitor charges, while also discussing the Thevenin equivalent circuit.
  • There is a challenge regarding the assumption that each resistor in the circuit has an equal voltage drop, emphasizing that this is only valid under specific conditions related to the capacitor's charging state.

Areas of Agreement / Disagreement

Participants express differing views on the initial conditions of the capacitor and the application of KVL in the circuit. There is no consensus on the correct approach to analyzing the circuit during the charging phase, indicating multiple competing perspectives.

Contextual Notes

Some assumptions about the circuit's behavior, such as the initial voltage of the capacitor and the conditions under which KVL can be applied, remain unresolved. The discussion highlights the complexity of analyzing RC circuits during transient states.

erezb84
Messages
43
Reaction score
0

Homework Statement


S1 switch - always close.
S2 switch is closed, until the capacitor voltage reaches 2V.
given: R,C,V values.
V0 = 0V.
Need to find Vout while S1+S2 are closed and until S2 opens.

Homework Equations


Vc(t) = (Vi - Vf)*(exp -t/TAU) + Vf

The Attempt at a Solution


I have found the Vc(t) equation (until S2 opens) and got:
Vc(t) = 2/3V1*(1-exp(-3t/5RC))
but now i am alittle bit confused.
can't i tell that by KVL for the large loop (through S2) each R has V1/3 voltage?
or i can't do it because we are in the charging stage?
thanks.
 

Attachments

  • Capture.JPG
    Capture.JPG
    8.4 KB · Views: 594
Physics news on Phys.org
If S1 is always closed, why show it? It's just a wire ...
 
because in the next question it opens...
 
Oh, OK.

Where is V0 and what is V1?
 
V0 is the capacitor initial voltage.
V1 is the source voltage
 
Vout = V1(1/2.5 - 1/3)exp(-t/T) + V1/3

T = {R + R||2R}C.

Initially you have C charged to V1 so the Thevenin equivalent is V1 connected to the rest of the circuit by R/2. So Vout(0+) = V1R/(2.5R). At t = ∞ you have C out of the picture so Vout(∞) = V1/3.

You know the output must take the form Vout = a*exp(-t/T) + b. So you fit a and b:
Vout()+) = a + b, V(∞) = b.

Then T is by inspection R + R||2R since that is the total impedance C sees going to hard voltages (impedance = 0).
 
erezb84 said:
V0 is the capacitor initial voltage.
V1 is the source voltage

If V0 is initial capacitor voltage, it is not zero. It is V1.

I assume V1 is constant, -∞ < t < +∞
S1 closed.
S2 open, t < 0 and closed, t > 0.

If this is incorrect you need to define the problem better.

See you in about 8 hrs.
 
erezb84 said:
can't i tell that by KVL for the large loop (through S2) each R has V1/3 voltage?
Series resistors [any number of] can be considered to form a simple proportional voltage divider ONLY if all carry the same current. Clearly, that is true in your case ONLY if zero current is going into the capacitor branch. This condition (of zero capacitor current) becomes true only once the capacitor has reached full charge. So that potential divider sets the voltage the capacitor eventually could attain, but until then, one of the resistors carries more current than do the other two.
 
Last edited:

Similar threads

  • · Replies 1 ·
Replies
1
Views
2K
  • · Replies 6 ·
Replies
6
Views
12K
  • · Replies 7 ·
Replies
7
Views
2K
  • · Replies 8 ·
Replies
8
Views
4K
  • · Replies 1 ·
Replies
1
Views
6K
  • · Replies 2 ·
Replies
2
Views
3K
  • · Replies 5 ·
Replies
5
Views
4K
  • · Replies 10 ·
Replies
10
Views
3K
  • · Replies 6 ·
Replies
6
Views
2K
  • · Replies 1 ·
Replies
1
Views
2K