# Turning JKFF flip-flop into DFF

• Femme_physics
In summary: You need to turn the D-input into J and F inputs.So you need a truth table with only D-input, show intermediary J and K inputs, and end up with a Q-output.In summary, the homework statement is asking for a truth table that shows the possible states for J and K when connected to CLK. However, the teacher told the student to connect J and K inputs directly, which does not work. The student needs to turn the D-input into J and F inputs, and then look at the Q-output.
Femme_physics
Gold Member

## Homework Statement

I'm asked to turn JFKK to DFF. I am always puzzled by such problems. I decided to take it step by step and first draw the truth charts and black-boxes for each:

http://img204.imageshack.us/img204/6189/jkffkk.jpg

I can see that in order to turn JKFF truth table to DFF, in line to I need it to be 00. But even if I attach NOT gate to K, then the first line no longer matches DFF truth table. I started looking at logic gates, but it appears no matter which change I make in one line I can't get all my lines to correspond. Can I get any hints?

Another question I have is, am I only allowed to attach logic gates to J or K in such exercises, or can I do crazier things like attaching J to K?

Last edited by a moderator:
If you attach not gate to K (from J input) only 2nd and 3rd lines from JKFF truth table will be possible states. Thus your DFF will work as expected.

BTW, the 1st line of JKFF is wrong. It will be 0 0 Q Q'
The 1st and 2nd lines of DFF will be 0 0 Q Q' and 0 1 Q Q'

Femme_physics said:
I can see that in order to turn JKFF truth table to DFF, in line to I need it to be 00. But even if I attach NOT gate to K, then the first line no longer matches DFF truth table. I started looking at logic gates, but it appears no matter which change I make in one line I can't get all my lines to correspond. Can I get any hints?

Create a new table.
Then 2 columns for J and K. Leave them empty for now.
And then a column for the expected output Q and fill that in too.

Now how do you need to fill in the columns for J and K to get the output Q?

If you have that, you can make a logic circuit to get J from CLK and D, and also one to get K from CLK and D.

Another question I have is, am I only allowed to attach logic gates to J or K in such exercises, or can I do crazier things like attaching J to K?

I like crazy.

If I may interrupt... With the given truth tables the discussion would be right. But maybe the D-FF is supposed to be edge-triggered, and it is precisely the edge-triggering logic that the OP is being asked to implement. Maybe.

Dodo said:
If I may interrupt... With the given truth tables the discussion would be right. But maybe the D-FF is supposed to be edge-triggered, and it is precisely the edge-triggering logic that the OP is being asked to implement. Maybe.

Good point.
I didn't really think about that.

Still, I think the method will still work if we interpret each value for CLK in the table as being different from the one before.

The JK flip flop is a clocked device. Look up the 7476 for example. The problem is a lot easier if you assume this.

I was told to do this by my teacher:

http://img141.imageshack.us/img141/8427/jkok.jpg

But after getting home I try to look into the logic of it. Does it mean J and K always get the same signal?

I was trying to put it in a truth table but wasn't sure how

Last edited by a moderator:
Femme_physics said:
Does it mean J and K always get the same signal?

Yes.

I was trying to put it in a truth table but wasn't sure how

If J and K are always the same, which possibilities do you have for the combination of J and K?

00 and 11

so 00 = No change
11 = Flips values

Same as DFF

Femme_physics said:
00 and 11

so 00 = No change
11 = Flips values

Yep.

Same as DFF

There is no input to DFF that flips Q.
So this is not the solution to your problem.

Are you telling me my teacher was wrong?

Femme_physics said:
Are you telling me my teacher was wrong?

I do not know what your teacher told you or what he meant.

Apparently he told you to connect the J and K inputs, which is something you can do.
However, it does not generally turn JFKK into DFF.
You need more to do something like that.

I just looked up JK flipflop and realized that it has a 3rd input: the clock pulse.

Both JF and D flipflops only change state on a clock pulse trigger.

It means you can ignore the clock pulse trigger and look only at the D-input.
You need to turn the D-input into J and F inputs.

So you need a truth table with only D-input, show intermediary J and K inputs, and end up with a Q-output.

It means a slight tweak to the solution your teacher gave you.

ILS -- can you confirm this?

Kholdstare said:
BTW, the 1st line of JKFF is wrong. It will be 0 0 Q Q'
The 1st and 2nd lines of DFF will be 0 0 Q Q' and 0 1 Q Q'

...and as far as what you said:...
You need to turn the D-input into J and F inputs.

Don't you mean the other way around? After all, I'm turning JKFF to DFF.

Femme_physics said:
ILS -- can you confirm this?
Kholdstare said:
If you attach not gate to K (from J input) only 2nd and 3rd lines from JKFF truth table will be possible states. Thus your DFF will work as expected.

BTW, the 1st line of JKFF is wrong. It will be 0 0 Q Q'
The 1st and 2nd lines of DFF will be 0 0 Q Q' and 0 1 Q Q'

What Kholdstare says is the same as what you already have.
I think he misinterpreted the NC entries.

For instance, he meant that the 1st line of JFKK should be ##0\ 0\ Q\ \overline{Q}##.
But this is the same as ##0\ 0\ NC\ NC##.

...and as far as what you said:...

Don't you mean the other way around? After all, I'm turning JKFF to DFF.

I'm interpreting this that you try to build a DFF from a JKFF flipflop.
That is, you get a D-input, try to connect it to a JKFF somehow, and try to get the related DFF output.
Did you mean it differently?

the value of clk doesn't generally get included in a truth table, because the operation of a clocked flip flop is not dependent on its value, rather on its edge. a truth table for a clocked device is generally supposed to be interpreted as "what happens when you get a triggering edge on clk"

those two images are easier to work from, and you can see that the D output matches the jk output for two specific cases, D = 1 matches J = 1,K = 0, and D = 0 matches J = 0, K = 1.

with that information, can you see the combinational logic circuit required to take D as input, and J, K as output?

edit: just noticed that clk is included in the t-tables i posted, despite me saying that they shouldn't be there. all that entry is showing is that this is only valid for a rising edge on clk, and since they all have it, the conclusion is that without a rising edge nothing happens...

earlofwessex said:
the value of clk doesn't generally get included in a truth table, because the operation of a clocked flip flop is not dependent on its value, rather on its edge. a truth table for a clocked device is generally supposed to be interpreted as "what happens when you get a triggering edge on clk"

those two images are easier to work from, and you can see that the D output matches the jk output for two specific cases, D = 1 matches J = 1,K = 0, and D = 0 matches J = 0, K = 1.

with that information, can you see the combinational logic circuit required to take D as input, and J, K as output?

edit: just noticed that clk is included in the t-tables i posted, despite me saying that they shouldn't be there. all that entry is showing is that this is only valid for a rising edge on clk, and since they all have it, the conclusion is that without a rising edge nothing happens...

Oh, yes! I think I finally get the picture here:

http://img7.imageshack.us/img7/9407/notqid.jpg

Last edited by a moderator:
Almost!

You're definitely on the right track. :)

Yep! ;D
Femme_physics said:
I hope I'm right, I don't think this pic can take anymore copy-paste ;)

Thank you very much, ILS and earlofwessex :) ! and everyone else who posted. I got to poke back at those who misled me IRL-- I knew something doesn't make sense.

np.
I find it quite strange that your lecturer told you the wrong answer, be sure to ask them for clarification!

ps, do you recognise any other type of flip flop in the truth table for the drawing
http://img141.imageshack.us/img141/8427/jkok.jpg

it is a valid conversion, just not for the D-type.

Last edited by a moderator:
Yes! T Flip-flop!

## 1. What is the difference between a JKFF flip-flop and a DFF?

A JKFF (J-K Flip-Flop) and a DFF (D Flip-Flop) are both types of sequential logic circuits. However, the main difference between them is that a JKFF has three inputs (J, K, and clock) while a DFF has two inputs (D and clock). Additionally, the output of a DFF is the same as its input, while the output of a JKFF can be toggled between 0 and 1 depending on the inputs.

## 2. Why would you want to convert a JKFF flip-flop into a DFF?

There are a few reasons why one would want to convert a JKFF into a DFF. One reason could be to simplify the circuit, as a DFF has fewer inputs and thus may be easier to understand and troubleshoot. Additionally, a DFF may be more suitable for certain applications, such as storing data in a computer's memory.

## 3. What are the steps to convert a JKFF flip-flop into a DFF?

The process of converting a JKFF into a DFF involves replacing the J and K inputs with a single D input. This can be done by connecting the J and K inputs together and then connecting them to the D input. The clock input remains unchanged. This essentially removes the toggling functionality of the JKFF and turns it into a simple data storage circuit.

## 4. Are there any disadvantages to converting a JKFF into a DFF?

One potential disadvantage of converting a JKFF into a DFF is that the circuit will no longer have the toggling functionality that the JKFF provides. This may limit its use in certain applications. Additionally, if the conversion is not done properly, it could result in errors or malfunctions in the circuit.

## 5. Can a DFF be converted back into a JKFF?

Yes, a DFF can be converted back into a JKFF by simply reversing the steps taken to convert it. This would involve disconnecting the J and K inputs from the D input and reconnecting them to their original inputs. However, it is important to note that this may not always be a straightforward process, and it is best to consult a circuit diagram or seek professional help.

Replies
20
Views
2K
Replies
8
Views
2K
Replies
14
Views
4K
Replies
2
Views
2K
Replies
1
Views
1K
Replies
10
Views
3K
Replies
7
Views
7K
Replies
5
Views
3K
Replies
1
Views
3K
Replies
1
Views
2K