VHDL equations to table of truth

  • Thread starter Thread starter Max0007
  • Start date Start date
  • Tags Tags
    Table
Click For Summary
SUMMARY

The discussion focuses on generating truth tables for VHDL equations, specifically for the outputs s_o(0) and s_o(1). It is established that a single truth table can effectively represent multiple outputs, such as s_o(0) and s_o(1), derived from the equations w_o <= not d_i and (b_i(1) or d_i), s_o(0) <= d_i or b_i(1), and s_o(1) <= not b_i(0) and d_i. The use of a single truth table is recommended for clarity, especially when documenting the behavior of outputs as functions of inputs. Additionally, the discussion highlights the potential use of WITH-SELECT or PROCESS statements for implementing these constructs in VHDL.

PREREQUISITES
  • Understanding of VHDL syntax and constructs
  • Familiarity with truth tables and their applications in digital logic
  • Knowledge of bit_vector data types in VHDL
  • Experience with logical operations in VHDL (AND, OR, NOT)
NEXT STEPS
  • Research how to implement truth tables in VHDL using WITH-SELECT statements
  • Learn about PROCESS statements in VHDL for handling multiple outputs
  • Explore the use of bit_vector types in VHDL for representing multi-bit outputs
  • Study examples of truth tables for complex VHDL equations
USEFUL FOR

This discussion is beneficial for VHDL developers, digital logic designers, and students learning about hardware description languages and truth table generation.

Max0007
Messages
66
Reaction score
1

Homework Statement


I have a quick question here,
Since I have s_o(o) and s_o(1) do I do 2 table of truth for those or mix both and do one table of truth?

the (1)/(0 ) are confusing me.

Homework Equations



w_o <= not d_i and (b_i(1) or d_i);

s_o(0) <= d_i or b_i(1);

s_o(1) <= not b_i(0) and d_i;

The Attempt at a Solution

Thank you very much and sorry for asking so much questions lately :)
 
Physics news on Phys.org
If you are generating a truth table to document the behavior of one or more outputs as a function of some inputs, then one truth table with multiple outputs is commonly done. If your question is how best to implement a "truth table"-like description in VHDL, I have only seen single-output constructs using a WITH-SELECT or PROCESS statement.

s_o(1) and s_o(0) look like the 2 least significant bits of a variable s_o, a "bit_vector" type --probably the outputs that you are interested in defining.
 

Similar threads

Undergrad No structure in ##(d,x)## in ##\textbf{Met*}(X)## is admissible
  • · Replies 0 ·
Replies
0
Views
2K
Engineering 2-bit Bin Full Adder Truth Table Derivation
  • · Replies 4 ·
Replies
4
Views
5K
Using Wolfram Alpha to Create Truth Tables for Logical Statements
  • · Replies 15 ·
Replies
15
Views
3K
How to Easily Draw Truth Tables?
  • · Replies 1 ·
Replies
1
Views
2K
Create Truth Table for Controller Outputs: S1, S2, R1, R2
  • · Replies 1 ·
Replies
1
Views
2K
Undergrad Optimization problem with multiple outputs: impossible?
  • · Replies 6 ·
Replies
6
Views
3K
Proving a tautology using truth table
  • · Replies 3 ·
Replies
3
Views
2K
Comp Sci Optimizing Hash Table Storage for Efficient Record Retrieval
  • · Replies 4 ·
Replies
4
Views
2K
Draw a truth table for x XOR 1 = x
  • · Replies 5 ·
Replies
5
Views
3K
Engineering Building a logic circuit from a truth table
  • · Replies 10 ·
Replies
10
Views
3K