Can you put more light on DFG-FET?

  • Thread starter Thread starter pairofstrings
  • Start date Start date
  • Tags Tags
    Light
Click For Summary

Discussion Overview

The discussion centers on dual-floating gate field effect transistors (DFG-FETs), exploring their potential as future memory elements. Participants examine the technical aspects, comparisons to existing technologies, and implications for memory performance and reliability.

Discussion Character

  • Technical explanation
  • Debate/contested

Main Points Raised

  • Some participants suggest that DFG-FETs combine features of high-k dielectric DRAM and Flash cells, potentially offering advantages over conventional Flash cells.
  • One participant notes that the high-k dielectric alters the MOS gain, which could impact performance in specific ways.
  • There is mention of various non-volatile memory technologies (ng-NVM) like FRAM, MRAM, and PRAM, with some arguing that DFG-FETs face similar prospects as these technologies.
  • Questions arise regarding the differences in high-k materials, specifically the role of the dielectric constant (k) in performance.
  • HfO2 is identified as a typical high-k material, with discussions on its benefits and challenges, particularly in relation to CMOS scaling and reliability issues.
  • Concerns are raised about the reliability of DFG-FETs, particularly regarding the endurance limits of write-erase cycles and the potential for oxide damage.
  • Some participants express skepticism about the practical implementation of HfO2 in DFG-FETs, citing issues with current conduction during write and erase cycles.
  • There are discussions about the availability of hafnium and concerns regarding the sustainability of its use in semiconductor technologies.
  • One participant critiques the optimism surrounding DFG-FETs in academic literature, suggesting that the claims may be more theoretical than practical.
  • Historical context is provided, indicating that the concepts behind DFG-FETs are not new and have been recognized in the industry for over a decade.

Areas of Agreement / Disagreement

Participants express a range of views on the potential and challenges of DFG-FETs, with no clear consensus on their viability or superiority compared to existing technologies. The discussion remains unresolved regarding the practical implications of the technology.

Contextual Notes

Participants highlight limitations related to the endurance of floating gate technologies, the challenges of using HfO2, and the implications of scaling down CMOS technology. There are unresolved questions about the practical application of high-k dielectrics and the long-term reliability of DFG-FETs.

pairofstrings
Messages
411
Reaction score
7
Dual-floating gate field effect transistors or DFG-FETs may be the future of memory elements.
Have you heard about it?
http://www.bit-tech.net/news/hardware/2011/01/25/dfg-fet-memory-tech/1"
 
Last edited by a moderator:
Engineering news on Phys.org
pairofstrings said:
Dual-floating gate field effect transistors or DFG-FETs may be the future of memory elements.
Have you heard about it?
http://www.bit-tech.net/news/hardware/2011/01/25/dfg-fet-memory-tech/1"

Basically it's a high-k dielectric DRAM + Flash cell. Not actually all the different from a conventional Flash cell but the high-k alters the MOS gain in particular ways. It has two floating gates instead of one - one is just a Flash-like NVM cell while the other is a DRAM-like capacitor plate. I can see strengths and weaknesses with this.

It has no more chance (or less change) than any other ng-NVM technology, of which there are many (e.g. FRAM, MRAM, PRAM, etc.).
 
Last edited by a moderator:
jsgruszynski, how is this high K different from other gate materials.
k is the dielectric constant?
 
HfO2 is the typical material. Higher dielectric constant which increases the MOS couple to the channel. High-k is the basis of current next process shrink for sub-30nm CMOS.

Basically you "must" (according to classical Moore's Law scaling rules) shrink oxide thickness along with channel length, and "oops", direct tunneling kicks in strongly with this shrink making the gate current a significant fraction of the drain current. So we have to back off on gate shrink and the other alternative in the MOS device equation for increasing Cox is increasing k. Basically we can't shrink gate oxide anymore. Moore's Law for CMOS is close to its end. There are other technologies in the line up but none are quite mature yet.

The problem with HfO2 is that there are issues with it practically: Si from the channel tends to migrate into the HfO2 to form SiO2 which takes you back to the original problem. Creating a barrier layer also defeats the purpose because any barrier layer drops the dielectric constant and HfO2 is one of the highest k practical dielectrics in the periodic table (it's high-k and low-hysteresis - most other high-k materials have high-hysteresis). And the effectiveness of higher k is inversely proportional to the distance to the channel (closest is best).

The DRAM part is likely a high-k capacitor also (that's what regular DRAM are already moving to) with a related dielectric could be HfSiO.

The biggest issue will be reliability - how long will a device maintain its normal function. Dielectrics are not supposed to conduct current but that exactly what you must do in a write or erase cycle. So you create damage with each write and erase operations. This is where the "endurance" spec of any floating gate technology comes in - it's the number of write-erase cycles you can perform before you can't sense a 0 or 1 any more. All Flash (or EPROM OR EEPROM) die eventually from this oxide damage. The risk is that even the DRAM portion could be compromised by Flash write-erase currents.

And it's a surprisingly few # of cycles before you hit endurance limits. 105-107 sounds large until you consider how many cycles you can hit if you were to write-erase at-speed with a modern microprocessor. But "fortunately", Flash write-erase cycles are very slow so that limits the "enthusiasm" that would cause a problem. Even so, the limits are enough of an issue with slow cycles that SDD controllers and SSD file systems had to be invented to make SSD practical - basically these are "write-erase cycle avoidance" systems.

For NAND flash, at least both are Fowler-Nordheim tunneling rather than FN tunneling plus avalanche current, which is very damaging. But the problems rearing their heads with just regular CMOS high-k dielectrics are suggesting that getting even FN currents through HfO2 won't be a walk in the park. It might not even be possible. We don't know yet.

There's also a risk of "Peak Hafnium": it's not the most common substance on Earth and there is concern we'll use all reserves of it quite quickly.

But, in theory, HfO2 should work great. And eventually it probably/maybe will. Just not yet. The referenced link does lead back to academia so no surprises that it's wildly optimistic and theoretical rather than practical. But they certainly have their university PR machine running just as slimy as any corporation. Sad but to be expected - US universities are more corporations now than academic institutions.

I should also point out the idea isn't very new. Everyone in the industry has noted the similarities they claim are so insightful more than a decade ago. The chances for a convergent evolution were pretty clear long ago but it's the details that get you.
 

Similar threads

  • · Replies 1 ·
Replies
1
Views
2K
  • · Replies 0 ·
Replies
0
Views
4K
  • · Replies 11 ·
Replies
11
Views
3K
Replies
8
Views
3K
  • · Replies 9 ·
Replies
9
Views
2K
Replies
4
Views
2K
  • · Replies 3 ·
Replies
3
Views
2K
  • · Replies 4 ·
Replies
4
Views
4K
  • · Replies 15 ·
Replies
15
Views
6K
  • · Replies 2 ·
Replies
2
Views
3K