EE Circuit State Diagram Analysis and Design

Click For Summary
SUMMARY

The discussion focuses on the analysis and design of an EE circuit using JK-type and D-type flip-flops, specifically addressing a circuit with one primary input (DI) and one output (DO). Participants emphasize the importance of creating a state diagram and state table based on the Moore model, where outputs depend solely on state variables Q1 and Q0. The initial query seeks assistance in determining the first couple of states and the assumed inputs to D1 for accurate output calculations.

PREREQUISITES
  • Understanding of JK-type and D-type flip-flops
  • Familiarity with Moore and Mealy state machine models
  • Knowledge of state diagrams and state tables
  • Basic circuit analysis techniques
NEXT STEPS
  • Study the operation of JK-type flip-flops in digital circuits
  • Learn how to construct state diagrams for Moore machines
  • Explore the creation of state tables for sequential circuits
  • Review circuit simulation tools like Multisim or LTspice for practical applications
USEFUL FOR

Electrical engineering students, circuit designers, and anyone involved in digital circuit analysis and design will benefit from this discussion.

itsmyname
Messages
1
Reaction score
0

Homework Statement


Before drawing and simulating the circuit, use the steps given in the text to analyze the circuit shown in the figure below. Finish with a properly formatted state diagram with the state of the JK-type flip-flop designated as Q1 and the state of the D-type flip-flop as Q0. Note that the circuit has one primary input DI and one output DO. For purposes of the analysis, ignore the direct input CLR. Also, note that the circuit uses a Moore model since the output is a function of the state variables (Q1, Q0) only.
Include your analysis, state diagram and state table.

2q1asug.jpg



Could someone please help with just the first couple states? I am having trouble figuring out the final output.
 
Physics news on Phys.org
What are the assumed inputs to D1?
 

Similar threads

Comp Sci Digital logic questions -- Designing counters with flip-flops
  • · Replies 3 ·
Replies
3
Views
2K
Engineering Why Does the Output Y Differ in the Moore Circuit Timing Diagram?
  • · Replies 31 ·
2
Replies
31
Views
4K
Constructing a JK Flip-Flop: Troubleshooting Unexpected Outputs
  • · Replies 20 ·
Replies
20
Views
4K
Construct a Moore Circuit for Binary String '01' Detection: Step-by-Step Guide"
  • · Replies 5 ·
Replies
5
Views
4K
Engineering Designing 3-Stage Async Counter & Logic Circuit in PSpice
  • · Replies 5 ·
Replies
5
Views
4K
Need help with a mod-6 counter using JK flip flops w/ control bit
  • · Replies 1 ·
Replies
1
Views
3K
Engineering Selecting operation code for arithmetic circuit that uses the least amount of transistors and other inquiry
  • · Replies 4 ·
Replies
4
Views
2K
Engineering Diff gain of a push pull degenerated differential pair
  • · Replies 6 ·
Replies
6
Views
2K
Engineering Help developing sequential circuit for a counter
  • · Replies 1 ·
Replies
1
Views
2K
Engineering Unable to model Transresistance amplifier with feedback correctly
  • · Replies 1 ·
Replies
1
Views
2K