Field Effect Transistor - High Input Impedance

Click For Summary
Field Effect Transistors (FETs) exhibit very high input impedance primarily due to the isolation layer, such as SiO2 in MOSFETs, which prevents significant current flow. When no voltage is applied to the gate, the reverse-biased condition still limits current to a small leakage. In contrast, bipolar junction transistors (BJTs) require considerably more current to operate, making them less efficient in terms of input impedance. Junction FETs (JFETs) lack an insulating layer but still maintain low gate current due to a reverse-biased diode, resulting in minimal current flow. Overall, FETs provide higher input impedance compared to BJTs, making them advantageous in many applications.
AnonymousPT
Messages
5
Reaction score
0
I know FET offers a very high input impedance..but what's the reason behind it? Is it due to the reverse voltage applied at gate with respect to the source which makes the P-N junction reversed biased? If that the case, what happens when there is no voltage applied at gate?
 
Physics news on Phys.org
The very high impedance is caused by the isolation layer between gate and channel. For the case of a MOSFET it is made of SiO2 (resistance 1016 Ω m). So, because of this, applying a voltage to the gate gives a small current - leakage current. If you compare to a normal bipolar transistor, this needs considerably more current to its collector - depending on the application, in order to operate and this implies some bigger current on its base too.
 
What about JFET? There is no such insulating layer between the gate and the channel.. Then?
 
JFETs have a narrow piece of high resistivity semiconductor material. Thus, a channel is formed ( N-type or P-type Si), through which there is flow of majority carriers. The channel is doped with donor impurities for N-Channel JFETs (negative current flow) or acceptor impurities for P-Channel (positive current flow).
 
AnonymousPT said:
What about JFET? There is no such insulating layer between the gate and the channel.. Then?

There is a reverse-biased diode between the gate and the channel in a JFET. So the only current that flows into the gate is the diode reverse leakage current, which is very small. The gate current is not as low as a MOSFET, but it is much lower than the base current in a BJT.
 
Thread 'Unexpected irregular reflection signal from a high-finesse cavity'
I am observing an irregular, aperiodic noise pattern in the reflection signal of a high-finesse optical cavity (finesse ≈ 20,000). The cavity is normally operated using a standard Pound–Drever–Hall (PDH) locking configuration, where an EOM provides phase modulation. The signals shown in the attached figures were recorded with the modulation turned off. Under these conditions, when scanning the laser frequency across a cavity resonance, I expected to observe a simple reflection dip. Instead...

Similar threads

  • · Replies 11 ·
Replies
11
Views
2K
  • · Replies 1 ·
Replies
1
Views
3K
  • · Replies 13 ·
Replies
13
Views
4K
  • · Replies 4 ·
Replies
4
Views
2K
  • · Replies 3 ·
Replies
3
Views
6K
  • · Replies 6 ·
Replies
6
Views
3K
  • · Replies 6 ·
Replies
6
Views
2K
  • · Replies 2 ·
Replies
2
Views
2K
  • · Replies 3 ·
Replies
3
Views
4K
  • · Replies 13 ·
Replies
13
Views
3K