FPGA Reconfiguration using 2 processors.

  • Thread starter Thread starter badfate
  • Start date Start date
  • Tags Tags
    Fpga
AI Thread Summary
The discussion centers on the use of two processors for FPGA reconfiguration, specifically a PPC hardcore and a MicroBlaze softcore on a Xilinx Virtex 5 board. The user has experience with single soft core reconfiguration and seeks guidance on utilizing both processors for dynamic partial reconfiguration without system resets. Clarification is requested regarding the communication between the two cores and the reconfiguration process itself. The user aims to explore various methods of partial reconfiguration and is open to suggestions, even if they involve using two soft cores instead of the PPC. Overall, the conversation highlights the need for more information on implementing dual-core reconfiguration strategies.
badfate
Messages
14
Reaction score
0
Hello,

I've been working on the topic since 8 months and different types of reconfiguration using single soft core is done. I need some help on the procedure as well as theory about using 2 cores.

On the FPGA board that i use, there is PPC hardcore and microblaze softcore.
 
Engineering news on Phys.org
Not sure what you are asking. Are you asking about communication between the two cores (one in fpga and one external)? I'm not sure why you are referring to reconfiguration. I understand reconfiguration as loading a new fpga configuration. Are you doing this dynamically? Again, Your question is not clear.
 
Yes, its done dynamically(without resetting the system, you change a command on hyperterminal/ using a controlling switch on FPGA or give some delay so that the bit file hence functionality changes automatically).

I'm using soft core processor for writing the controlling code that monitors the bit file execution on FPGA. But there exists PPC hardcore on FPGA itself which i haven't used. I want to explore different methods of partial reconfiguration using both the processors.

I ll be glad if anyone can help me with even 2 soft cores if not PPC.

BTW, the board I'm using is Xilinx, virtex 5 s/w, 12.4
 
I have never done any partial reconfiguration. Sorry
 
Very basic question. Consider a 3-terminal device with terminals say A,B,C. Kirchhoff Current Law (KCL) and Kirchhoff Voltage Law (KVL) establish two relationships between the 3 currents entering the terminals and the 3 terminal's voltage pairs respectively. So we have 2 equations in 6 unknowns. To proceed further we need two more (independent) equations in order to solve the circuit the 3-terminal device is connected to (basically one treats such a device as an unbalanced two-port...
suppose you have two capacitors with a 0.1 Farad value and 12 VDC rating. label these as A and B. label the terminals of each as 1 and 2. you also have a voltmeter with a 40 volt linear range for DC. you also have a 9 volt DC power supply fed by mains. you charge each capacitor to 9 volts with terminal 1 being - (negative) and terminal 2 being + (positive). you connect the voltmeter to terminal A2 and to terminal B1. does it read any voltage? can - of one capacitor discharge + of the...
Thread 'Weird near-field phenomenon I get in my EM simulation'
I recently made a basic simulation of wire antennas and I am not sure if the near field in my simulation is modeled correctly. One of the things that worry me is the fact that sometimes I see in my simulation "movements" in the near field that seems to be faster than the speed of wave propagation I defined (the speed of light in the simulation). Specifically I see "nodes" of low amplitude in the E field that are quickly "emitted" from the antenna and then slow down as they approach the far...
Back
Top