How should we approach measurement accuracy for pass/fail testing of boards?

  • Thread starter Thread starter mwcmwc
  • Start date Start date
AI Thread Summary
Measurement accuracy in pass/fail testing of boards is crucial, particularly when using test instruments like DMMs or oscilloscopes, which have defined accuracy specifications. The discussion centers on two approaches: using nominal values for readings or incorporating high tolerance limits for a more conservative assessment. The consensus leans towards using worst-case scenarios to ensure reliability, as this method accounts for potential manufacturing defects and guarantees design accuracy from the outset. Engineers emphasize the importance of demanding accuracy guarantees during the design phase rather than relying solely on post-production testing. Ultimately, the accuracy of test instruments is essential for qualifying boards in mass production.
mwcmwc
Messages
2
Reaction score
0
Hi Everyone,

Brand new user here. Decided I want to say hi by posting a question.

So an interesting discussion popped up at work today...regarding measurement accuracy.

Test instruments such as DMM or oscope will have accuracy spec usually in the form of:

X=(reading)*(somepercentage)+offset

where X is the accuracy error calculated for that reading. As X increases, accuracy decreases.

The discussion came about when we decided to use these error calculations for a series of measurements with defined tolerances/limits that would be used to do a pass/fail test for a group of boards. There are engineers that are questioning the test instruments ability to do these measurements, so it came down to these two options:

1.) Use nominal value as the reading variable. Argument for is if design is solid, the board should always have nominal.

2.) Use nominal + high tolerance as the reading variable. Essentially, this will use the high limit as the reading value, thus presenting a more conservative calculation with higher instrument accuracy. Argument for this is, play it safe. We do not want to have bad design slip out on to the field.

To me it more or less boils down to a yield vs. design. Doing 1 will pass more boards than 2, yet 2 is the more conservative approach.

Finally coming to me question, what would you do and why? Personally, I'd pick 2, just seems like the right engineering thing to do.

Regards,
mwc
 
Engineering news on Phys.org
I always use the worst case number. I really don't depend on reading from test instruments, I use theoretically worst case value.

For example, if I want to calculate an op-amp error, I use 1% resistor, it would be 2% plus the offset and the offset drift plus the input bias current and drift error.

If you have a voltage reference, you have to add the error and drift into it. Also DAC and ADC error.

If you use only the test instruments to look for the error, that is after the fact already, there is no way to guaranty even if you read 100 boards because you might just get one batch of resistors that lean one way on that batch of 100 boards. You always demand the design engineer in the design stage to guaranty the accuracy, not at the test level.

I was a manager of EE in semiconductor metrology, and this was how I ran the engineering. That's what engineer are paid to do. It is a headache but it has to be done. Or else what are you going to do with the boards that fail? dump it?
 
Last edited:
yungman said:
You always demand the design engineer in the design stage to guaranty the accuracy, not at the test level.

This I agree with 100%.

To clarify a bit more on the situation, at this stage of the testing...it is more or less after the fact as you would say.

Why I say this is, the demand to get accuracy and performance based on worst case numbers has already been done on the design end. Design has already tested out their boards against the spec via engineering sample boards and proceeded to make say a batch of 10000.

Essentially, my situation is no longer design verification (that is done by designs check mentioned earlier) but more of a mass production/manufacturing check. So now it boils down, are my test instruments accurate enough to qualify these boards use? I know my design is supposedly solid, but I still need to eliminate any outlier due to manufacturing or part defects.

Thanks for your reply,
mwc
 
I would use the worst case to test the boards. Maybe it's your case II.

Do you design dedicate fixture to test the boards? If so, you can test the test fixture to be very accurate either by choosing parts, since it is very low quantity.
 
Very basic question. Consider a 3-terminal device with terminals say A,B,C. Kirchhoff Current Law (KCL) and Kirchhoff Voltage Law (KVL) establish two relationships between the 3 currents entering the terminals and the 3 terminal's voltage pairs respectively. So we have 2 equations in 6 unknowns. To proceed further we need two more (independent) equations in order to solve the circuit the 3-terminal device is connected to (basically one treats such a device as an unbalanced two-port...
suppose you have two capacitors with a 0.1 Farad value and 12 VDC rating. label these as A and B. label the terminals of each as 1 and 2. you also have a voltmeter with a 40 volt linear range for DC. you also have a 9 volt DC power supply fed by mains. you charge each capacitor to 9 volts with terminal 1 being - (negative) and terminal 2 being + (positive). you connect the voltmeter to terminal A2 and to terminal B1. does it read any voltage? can - of one capacitor discharge + of the...
Thread 'Weird near-field phenomenon I get in my EM simulation'
I recently made a basic simulation of wire antennas and I am not sure if the near field in my simulation is modeled correctly. One of the things that worry me is the fact that sometimes I see in my simulation "movements" in the near field that seems to be faster than the speed of wave propagation I defined (the speed of light in the simulation). Specifically I see "nodes" of low amplitude in the E field that are quickly "emitted" from the antenna and then slow down as they approach the far...
Back
Top