How to implement the ternary half subtractor?

  • Thread starter detski
  • Start date
In summary, the conversation is about someone seeking help with implementing a ternary full adder using half subtractors. They have made a truth table but are confused and have not provided any further information about their knowledge, attempts, or constraints. They have also been asked to show their work before receiving help.
  • #1
detski
8
0
Help!
 
Physics news on Phys.org
  • #2
It's somewhat difficult to know how to help without having any idea about

1. What you know
2. What you have tried
3. The setting into which it is to be implemented
4. What constraits you have to adhere to
 
  • #3
I have tried implementing ternary full adder. I just don't know how to implement it using half subtractors. I have made a truth table and I got confused
 
  • #4
detski said:
I have tried implementing ternary full adder. I just don't know how to implement it using half subtractors. I have made a truth table and I got confused

Thread moved from EE to Homework Help.

You must show us your work before we can offer tutorial help. Show us your ternary truth table for a full adder and for a full subtractor.
 

1. What is a ternary half subtractor?

A ternary half subtractor is a digital logic circuit that takes in three inputs (A, B, and C) and produces two outputs (the difference D and the borrow-out B).

2. How does a ternary half subtractor work?

A ternary half subtractor works by performing a subtract operation on the two inputs A and B, and considering the third input C as a borrow-in. It follows the rules of ternary subtraction, where the output D is the difference between A and B, and the borrow-out B is 1 if A < B and C = 1, otherwise it is 0.

3. What is the truth table for a ternary half subtractor?

The truth table for a ternary half subtractor is as follows:

A B C Borrow-Out (B) Difference (D)
0 0 0 0 0
0 0 1 1 2
0 1 0 0 1
0 1 1 1 0
1 0 0 0 1
1 0 1 1 0
1 1 0 1 2
1 1 1 1 0

4. How can I implement a ternary half subtractor using logic gates?

A ternary half subtractor can be implemented using a combination of AND, OR, and NOT gates. The following circuit diagram shows a basic implementation of a ternary half subtractor:

5. What is the purpose of a ternary half subtractor in digital logic?

A ternary half subtractor is used in digital logic to perform subtraction operations on ternary numbers. It is a fundamental building block in larger and more complex circuits, such as ternary full subtractors and ternary adders, which are used in various computing systems.

Similar threads

Engineering Why is a differential amplifier considered the same as a subtractor?
    • Engineering and Comp Sci Homework Help
Replies
1
Views
1K
Engineering Why is the output voltage of the subtractor calculated like this?
    • Engineering and Comp Sci Homework Help
Replies
5
Views
860
Engineering How to implement a transfer function in Simulink with variable coefficients?
    • Engineering and Comp Sci Homework Help
Replies
2
Views
2K
Comp Sci Why can't Perceptron implement XOR gate?
    • Engineering and Comp Sci Homework Help
Replies
3
Views
1K
Having trouble forming an equation on 2 bit subtractor
    • Engineering and Comp Sci Homework Help
Replies
1
Views
2K
I How Many Regular Ternary Ordered Trees with Height 3 Exist?
    • Set Theory, Logic, Probability, Statistics
Replies
2
Views
941
How can we draw the phase envelope inside the ternary system
    • Engineering and Comp Sci Homework Help
Replies
1
Views
1K
Engineering Recursive implementation of an FIR Filter
    • Engineering and Comp Sci Homework Help
Replies
2
Views
1K
MHB Finding the Set of Ordered Triples of a Ternary Relation on A
    • Set Theory, Logic, Probability, Statistics
Replies
2
Views
1K
Unlocking Ternary Sloot Encryption: Exploring a Volumetric Approach
    • Science Fiction and Fantasy Media
Replies
5
Views
1K

Hot Threads

Recent Insights

Back
Top