Meaning of simple set-up (LOGIC board)

  • Thread starter Thread starter sandy.bridge
  • Start date Start date
  • Tags Tags
    Board
AI Thread Summary
The discussion centers on a drawing related to LOGIC gates that an instructor presented, which sparked confusion among students regarding its significance. The drawing appears to depict ESD protection diodes for an I/O line, suggesting that the right-hand diode should connect to Vcc. It is clarified that ESD typically originates from external sources, and the diodes only conduct during ESD transients, protecting the circuit. The conversation also touches on potential methods for managing ESD, such as using bypass capacitors or fast Zener diodes. Understanding the role of these components is crucial for effective circuit design and protection.
sandy.bridge
Messages
797
Reaction score
1
Hello all,
I had a lab pertaining to LOGIC gates, and the instructor drew something on the board (without elaborating) and asked us if we knew the significance of what he had drawn on the board. No one knew, and as such we moved on. However, I am now wondering. Attached is what he had drawn. To me it looks rather pointless. Is it supposed to signify a one way path (input----->output), or am I missing something?
 

Attachments

  • ee 2323232.jpg
    ee 2323232.jpg
    7.8 KB · Views: 452
Engineering news on Phys.org
sandy.bridge said:
Hello all,
I had a lab pertaining to LOGIC gates, and the instructor drew something on the board (without elaborating) and asked us if we knew the significance of what he had drawn on the board. No one knew, and as such we moved on. However, I am now wondering. Attached is what he had drawn. To me it looks rather pointless. Is it supposed to signify a one way path (input----->output), or am I missing something?

It looks like the figure is wrong. If the right-hand diode went to Vcc, then it would represent ESD protection diodes for the IO line.
 
Does ESD come from outside of the circuit, or is it from within (or both)? If the cathode of D2 is exposed to a potential of Vcc, then essentially D2 is cut off unless the potential at the I/O exceeds ~(Vcc+0.7V)? The way I am seeing it is if a voltage is applied to D2, then I/O is not grounded.
 
ESD generally comes form external sources (like people touching your device). The diodes are both cut off normally, and only conduct when there is a negative (bottom diode conducts) or positive (upper diode conducts) ESD transient that hits the IO line. You either use a bypass cap on Vcc to help get the ESD transient current back to ground through the upper diode, or some folks prefer to use a fast Zener diode to clamp the upper diode to ground, as in the below figure.

http://www.ce-mag.com/archive/03/ARG/Images/03ARGCE82c.jpg
 
Interesting. Thanks!
 
Thread 'Weird near-field phenomenon I get in my EM simulation'
I recently made a basic simulation of wire antennas and I am not sure if the near field in my simulation is modeled correctly. One of the things that worry me is the fact that sometimes I see in my simulation "movements" in the near field that seems to be faster than the speed of wave propagation I defined (the speed of light in the simulation). Specifically I see "nodes" of low amplitude in the E field that are quickly "emitted" from the antenna and then slow down as they approach the far...
Hello dear reader, a brief introduction: Some 4 years ago someone started developing health related issues, apparently due to exposure to RF & ELF related frequencies and/or fields (Magnetic). This is currently becoming known as EHS. (Electromagnetic hypersensitivity is a claimed sensitivity to electromagnetic fields, to which adverse symptoms are attributed.) She experiences a deep burning sensation throughout her entire body, leaving her in pain and exhausted after a pulse has occurred...
Back
Top