Odd-Numbered Binary Inputs & XOR Gates

  • Thread starter Thread starter sos617@bham.a
  • Start date Start date
  • Tags Tags
    Binary
AI Thread Summary
The discussion focuses on using 2-input XOR gates to achieve a high output when an odd number of bits are high in a four-bit binary input. The proposed approach involves analyzing combinations of inputs to determine when the output should be activated, specifically targeting scenarios with one high bit in one pair and both high bits in the other pair. It suggests that XOR gates alone may not suffice, requiring the implementation of AND or NAND gates to achieve the desired logic. A potential circuit design involves routing pairs of inputs through separate XOR gates, then combining their outputs with a third XOR gate. This method effectively addresses the challenge of detecting odd-numbered high bits in a binary input.
sos617@bham.a
Messages
1
Reaction score
0
Hi i am a theoretical physicist and am trying to understand electronics. (not a very bright idea)
basically my question is how can we use 2 input xor gates to give a high output when an odd number of bits are high in a four bit binary. also what would such a circuit look like.
 
Engineering news on Phys.org
Start with a piece of paper and work out which combinations of inputs you want the output on for.
For simplicity consider the 4bits as two pairs of bits.
Then you want an output when either there is only one of the first pair and none of the second or both of the second. (and vice versa)
hint - if either both or none of a pair is on then an XOR would be false.

You will probably also have to work out how to implement an AND (or NAND) from XOR.
 
Or, you may simply route two lines to one XOR, and the other two to another XOR (it doesn't matter which lines), and then take the two XOR outputs to a third XOR.

KM
 
Very basic question. Consider a 3-terminal device with terminals say A,B,C. Kirchhoff Current Law (KCL) and Kirchhoff Voltage Law (KVL) establish two relationships between the 3 currents entering the terminals and the 3 terminal's voltage pairs respectively. So we have 2 equations in 6 unknowns. To proceed further we need two more (independent) equations in order to solve the circuit the 3-terminal device is connected to (basically one treats such a device as an unbalanced two-port...
suppose you have two capacitors with a 0.1 Farad value and 12 VDC rating. label these as A and B. label the terminals of each as 1 and 2. you also have a voltmeter with a 40 volt linear range for DC. you also have a 9 volt DC power supply fed by mains. you charge each capacitor to 9 volts with terminal 1 being - (negative) and terminal 2 being + (positive). you connect the voltmeter to terminal A2 and to terminal B1. does it read any voltage? can - of one capacitor discharge + of the...
Thread 'Weird near-field phenomenon I get in my EM simulation'
I recently made a basic simulation of wire antennas and I am not sure if the near field in my simulation is modeled correctly. One of the things that worry me is the fact that sometimes I see in my simulation "movements" in the near field that seems to be faster than the speed of wave propagation I defined (the speed of light in the simulation). Specifically I see "nodes" of low amplitude in the E field that are quickly "emitted" from the antenna and then slow down as they approach the far...
Back
Top