Phasor diagrams for RLC circuit and resonant frequency

AI Thread Summary
At resonant frequency in an RLC circuit, the reactances of the capacitor and inductor are equal in magnitude but 180 degrees out of phase, resulting in the overall impedance being purely resistive. In phasor diagrams, the driving voltage and current are in phase, while the voltages across the capacitor and inductor remain 90 degrees apart. The discussion clarifies that in a series circuit, the same current flows through all components, with the inductor voltage leading, the capacitor voltage lagging, and the resistor voltage in phase. The diagrams illustrate how the voltages across the inductor and capacitor cancel at resonance, while their magnitudes vary with frequency changes. Additionally, it is noted that a lower resistance results in a sharper frequency response peak.
lys04
Messages
144
Reaction score
5
Can someone check if my understanding is correct?

At resonant frequency, my understanding is that the magnitude of the reactances of the capacitor and the inductor have the same magnitude but they are 180 degrees out of phase, making the overall impedance of the circuit only consisting of the resistance from the resistor. In phasor diagrams, this means that the driving voltage and the current should be in phase. But the voltage across the capacitor and the inductor should still be 90 degrees apart from each other? Like separated by 90 degrees on the phase diagram (in general if the driving voltage has a phase).

Also in this diagram i'm not quite understanding the left and right images, can someone explain?
1731107533106.png
 
Engineering news on Phys.org
Assuming that you are speaking about a series resonant circuit (why didn`t you mention this?), Your diagrams look pretty good.
 
The diagrams look correct to me. The easy way to understand it for a series circuit is to notice that the same current flows in all three components, say 1 amp. Then the voltage across each component is just ZxI volts.
Relative to the current, inductor voltage leads, capacitor voltage lags and resistor voltage is in phase.
At resonance the inductor and capacitor voltages are equal magnitude - centre diagram. Below resonance the capacitor has greater reactance than the inductor, so has a higher voltage (left hand diagram). And conversely for the right hand diagram. The two reactive voltages subtract to give a resultant which is always at 90 degs to the voltage across the resistor.
If you come to study parallel RLC circuits, use the same method, but in this case all components have the same voltage and the currents differ. Assume 1 volt applied and then work out the current in each leg. The current in C will lead the voltage, that in L will lag and that in R wil be in p[hase with the applied voltage.
 
lys04 said:
Also in this diagram i'm not quite understanding the left and right images, can someone explain?
The three diagrams show the voltage phasors for the three components as the frequency changes. At resonance, the volts across the L and C cancel out and the resulting Vs is the least possible magnitude (determined by the R). For a lower frequency, Vc will be higher than VL so there is a resultant which adds (vectorially) to the Vr and the overall resultant is the (leading) black arrow. For a higher frequency, the VL is higher and the resultant black arrow lags.
The lower the R value, the sharper the frequency response maximum.
 
Very basic question. Consider a 3-terminal device with terminals say A,B,C. Kirchhoff Current Law (KCL) and Kirchhoff Voltage Law (KVL) establish two relationships between the 3 currents entering the terminals and the 3 terminal's voltage pairs respectively. So we have 2 equations in 6 unknowns. To proceed further we need two more (independent) equations in order to solve the circuit the 3-terminal device is connected to (basically one treats such a device as an unbalanced two-port...
suppose you have two capacitors with a 0.1 Farad value and 12 VDC rating. label these as A and B. label the terminals of each as 1 and 2. you also have a voltmeter with a 40 volt linear range for DC. you also have a 9 volt DC power supply fed by mains. you charge each capacitor to 9 volts with terminal 1 being - (negative) and terminal 2 being + (positive). you connect the voltmeter to terminal A2 and to terminal B1. does it read any voltage? can - of one capacitor discharge + of the...
Back
Top