- #1
MSI
- 16
- 1
http://img521.imageshack.us/img521/6018/msi7cv.jpg
this graph shows a latency time diagram when an inturept request occur in a micro controller ..
i was just wondering why doesn't the micro controller in the third machine cycle call the address "0004h" directly ?
whats the use of this cycle ? ... still the micro controller can flush inst (PC+1) ,, while fetching 0004h in the next cycle ? :/
this graph shows a latency time diagram when an inturept request occur in a micro controller ..
i was just wondering why doesn't the micro controller in the third machine cycle call the address "0004h" directly ?
whats the use of this cycle ? ... still the micro controller can flush inst (PC+1) ,, while fetching 0004h in the next cycle ? :/
Last edited by a moderator: