SPDT switches in CMOS processes.

  1. Hi guys,

    Recently I had to design a SPDT switch for a project, which I was able to design using the trivial circuit with 2 transmission gates and 1 MOS inverter, like this: http://www.semicon.toshiba.co.jp/eng/product/new_products/logic/1326183_37648.html

    I think that this circuit is not optimal, since it introduces the parasitics from two switches.
    The question is: Is there a better circuit to do this?

    Thank you.
     
  2. jcsd
  3. That is optimal if you want bi-directional switching of arbitrary signals between VDD and VSS.

    If you switching requirements are different, you may get away with two fets. For example if all you want to do is ground 1 line or the other you can use 2 N channel FETs to ground. etc etc etc

    It depends on exactly you are trying to do.
     
  4. Yes, you are correct.
    The signal in question may swing from ground to vdd though. So isn't there a better approach?
     
  5. Again, it depends on exactly what you are doing. A schematic would help.
     
Know someone interested in this topic? Share a link to this question via email, Google+, Twitter, or Facebook

Have something to add?

0
Draft saved Draft deleted