ADC with successive approximation VS Digital ramp ADC

Click For Summary

Discussion Overview

The discussion revolves around the workings of digital ramp ADCs and successive approximation ADCs, focusing on the counter-DAC part of the digital ramp ADC and the nature of the steps produced during counting. Participants explore the differences in how these ADCs operate, particularly in terms of the uniformity of the steps produced by the DAC in a digital ramp ADC compared to the uneven steps in a successive approximation ADC.

Discussion Character

  • Exploratory
  • Technical explanation
  • Conceptual clarification
  • Debate/contested

Main Points Raised

  • One participant expresses confusion about how the counter-DAC in a digital ramp ADC produces even steps, questioning the nature of the DAC that allows for this uniformity.
  • Another participant attempts to clarify the counting process, suggesting that when incrementing from the least significant bit (LSB), the steps are uniform, but raises a question about the behavior when counting from the most significant bit (MSB).
  • Further contributions reflect on the incrementing process, with participants sharing their understanding and visualizing the counting sequence in binary, indicating a learning moment regarding the counting mechanism.
  • A participant reminisces about a high school electronics project involving binary counters, illustrating the concept of counting progression and carry, while also expressing a preference for dual slope integrators in ADCs.
  • One participant expresses a desire to access a laboratory for hands-on experimentation, indicating an interest in further exploring ADCs.

Areas of Agreement / Disagreement

Participants show some agreement on the nature of counting in binary and the differences between the two types of ADCs, but there remains uncertainty and confusion regarding the specifics of how the digital ramp ADC achieves even steps. The discussion does not reach a consensus on the mechanics of the counter-DAC.

Contextual Notes

Participants' understanding of the counting process and the operation of DACs is based on personal experiences and interpretations, which may vary. There are unresolved questions about the definitions and mechanisms involved in the operation of the ADCs discussed.

Bassalisk
Messages
946
Reaction score
2
I've asked this question before. But still I got some unanswered ones.
I am really tired, but I cannot sleep if I got something laying there, tingling me.

http://pokit.org/get/cfb750b79f49cfc12dc51a74a37f576e.jpg

This is digital ramp.

In attachments I added a full circuit, from allaboutcircuits.

Can somebody explain to me, how does the counter-DAC part works. I though I understood it, but i am still not comfortable with the idea. What kind of DAC gives even steps, how come it increments so evenly, that ramp? How does this counting works? What is that counter essentially?

It is confusing me, because in succesive approximation, we have a "normal" DAC, like DAC with R2R.

http://pokit.org/get/b75abb641b183f5128aa50a8eacd0770.jpg

Those jumps are uneven, and I understand that. But how come out of the digital ramp ADC, the DAC gives even steps.

It doesn't matter whether you go from LSB to MSB, or the other around, those steps cannot be even!
 

Attachments

  • 0e79b3e2ad22eedeebb0998015fb1bef.jpg
    0e79b3e2ad22eedeebb0998015fb1bef.jpg
    27.9 KB · Views: 587
Last edited by a moderator:
Engineering news on Phys.org
""It doesn't matter whether you go from LSB to MSB, or the other around, those steps cannot be even!""

i think in pictures.

if you're incrementing LSB the steps have to be same size,
0000=0
0001=1
0010=2
0011=3
0100=4
0101=5

one per step

but start from opposite end, MSB, and what happens ?

0000=0
1000=8
0100=4
1100=12


did i get the right question?
 
jim hardy said:
""It doesn't matter whether you go from LSB to MSB, or the other around, those steps cannot be even!""

i think in pictures.

if you're incrementing LSB the steps have to be same size,
0000=0
0001=1
0010=2
0011=3
0100=4
0101=5

one per step

but start from opposite end, MSB, and what happens ?

0000=0
1000=8
0100=4
1100=12


did i get the right question?

We think the same then :)

I though the increment was like this:
0000
0001
0011
0111
1111

or better yet,

this crossed my mind

0000
0001
0010
0100
1000

and accordingly for from MSB

0000
1000
1100
1110
1111There was my problem. So the increment goes like you said? Really didn't know that.
Mr. Jim you are my savior.

How do you know so much about electronics, if you were a energetic-trained?(Power lines etc). Every question I asked, you knew the answer about electronics...
 
Last edited:
""I though the increment was like this:
0000
0001
0011
0111
1111 ""

ahhh , logical enough.
in high school electronics class(ca 1963) teacher had us boys all build simple two transistor flip flops. We hooked them in cascade, to make a binary counter of about eleven or twelve bits and connected Simpson multimeters(analog) to show status of each stage. (LED's were only a dream then.) Drove LSB with a low frequency oscillator.

We watched the pattern on the meters as lsb ticked regularly and each successive stage of course ticked half speed. Took an hour to count up to all ones and we cheered as all eleven meters swung together back to zero...

so i guess that visual demonstration imprinted the progression of a binary count and the concept of carry .

i take it you're studying various ADC's. i like dual slope integrator the best.
 
jim hardy said:
ahhh , logical enough.
in high school electronics class(ca 1963) teacher had us boys all build simple two transistor flip flops. We hooked them in cascade, to make a binary counter of about eleven or twelve bits and connected Simpson multimeters(analog) to show status of each stage. (LED's were only a dream then.) Drove LSB with a low frequency oscillator.

We watched the pattern on the meters as lsb ticked regularly and each successive stage of course ticked half speed. Took an hour to count up to all ones and we cheered as all eleven meters swung together back to zero...

so i guess that visual demonstration imprinted the progression of a binary count and the concept of carry .

i take it you're studying various ADC's. i like dual slope integrator the best.

You know what, I will to my college demand an access to laboratory, and do just that! Thank you mr. Jim.
 

Similar threads

  • · Replies 1 ·
Replies
1
Views
5K
Replies
5
Views
3K
  • · Replies 4 ·
Replies
4
Views
5K
Replies
17
Views
6K
  • · Replies 3 ·
Replies
3
Views
3K
  • · Replies 24 ·
Replies
24
Views
2K
  • · Replies 4 ·
Replies
4
Views
2K
  • · Replies 7 ·
Replies
7
Views
3K
  • · Replies 2 ·
Replies
2
Views
3K
  • · Replies 3 ·
Replies
3
Views
2K