Engineering Bridge Rectifier Circuit Operation and Output Waveform Explanation

Click For Summary
The discussion focuses on the operation of a bridge rectifier circuit connected to a transformer output of 10.6V RMS. The input voltage, calculated to a peak of 15V, allows current to flow through specific diodes during positive and negative half cycles. The output voltage, V_L, is affected by the voltage drops across the diodes, initially estimated to be 12.1V, but later clarified to be 13.6V when excluding the LED drop. The participants confirm the understanding of the circuit operation and the correct measurement points for V_L. Overall, the explanation of the bridge rectifier's function and output waveform is deemed accurate.
STEMucator
Homework Helper
Messages
2,076
Reaction score
140

Homework Statement



The output of the transformer is a sinusoidal AC signal with ##10.6V## RMS amplitude, and acts as an input to the bridge rectifier.

Explain the operation of the following bridge rectifier circuit.

Then sketch the output waveform ##V_L## assuming the ##0.7V## drop model for the silicon diodes.

Screen Shot 2015-02-18 at 11.41.58 AM.png


Homework Equations

The Attempt at a Solution



I want to make sure I understand the operation of this circuit correctly.

The output of the the transformer acts as the input to the bridge rectifier circuit, call the input ##v_s##. The input will have a maximum amplitude given by ##V_p = (10.6 V)\sqrt{2} = 15 V##.

During the positive half cycles of the input voltage, ##v_s## is positive, and current is conducted through ##D_1, D_L, R_L## and ##D_4##. The diodes ##D_2## and ##D_3## are reversed biased during this time. The output voltage ##V_L## will be lower than ##v_s## by two ##0.7V## diode drops and a ##1.5V## LED drop (I've been told to assume LEDs have a 1.5 V drop). So the maximum amplitude of ##V_L## would be ##12.1 V##.

During the negative half cycles of the input voltage, ##v_s## is negative, so ##-v_s## is positive. Current will be conducted through ##D_2, D_L, R_L## and ##D_3##. The diodes ##D_1## and ##D_4## are reversed biased during this time. The output voltage ##V_L## will be lower than ##v_s## by two ##0.7V## diode drops and a ##1.5V## LED drop. So the maximum amplitude of ##V_L## would be ##12.1 V##.

Does this sound okay? Thank you for your help in advance.
 
Physics news on Phys.org
Zondrina said:
Does this sound okay?
Yes.
 
  • Like
Likes STEMucator and psparky
Your logic sounds fine except for the LED drop. It may be I am misreading your diagram, but VL seems to include the LED and the RL because the arrows point to the top and bottom conductors and the + and - signs are placed at those points, not at the top and bottom of RL.
Either way, you have the correct understanding.
 
  • Like
Likes NascentOxygen
Merlin3189 said:
Your logic sounds fine except for the LED drop. It may be I am misreading your diagram, but VL seems to include the LED and the RL because the arrows point to the top and bottom conductors and the + and - signs are placed at those points, not at the top and bottom of RL.
Either way, you have the correct understanding.

So the max amplitude of ##V_L## should actually be lower by just the two diode drops, i.e 13.6 V.
 
Last edited:
That's what I thought.
Since you correctly show how you got the result, if it's clear where you are measuring VL then you can't be wrong.
 

Similar threads

  • · Replies 1 ·
Replies
1
Views
2K
  • · Replies 7 ·
Replies
7
Views
2K
  • · Replies 1 ·
Replies
1
Views
2K
  • · Replies 11 ·
Replies
11
Views
6K
  • · Replies 3 ·
Replies
3
Views
1K
  • · Replies 29 ·
Replies
29
Views
4K
  • · Replies 3 ·
Replies
3
Views
2K
Replies
12
Views
12K
  • · Replies 10 ·
Replies
10
Views
4K
Replies
27
Views
11K