Comp. Prop Delay: Significance & How to Choose High Speed Comp

  • Thread starter Thread starter likephysics
  • Start date Start date
  • Tags Tags
    Comparator Delay
AI Thread Summary
Comparator propagation delay is significant as it affects feedback hysteresis, which is crucial for preventing oscillations in high-speed comparator circuit design. While rise time is important, the propagation delay directly influences how quickly the output can respond to changes in input, especially when positive feedback is used. Without positive feedback, propagation delay may be less critical, but it can still impact overall performance. Testing with components like the LM311 reveals that internal delays can limit output response at higher frequencies. Understanding these dynamics is essential for effective PCB layout and high-speed comparator selection.
likephysics
Messages
638
Reaction score
4
How is comparator prop delay significant?
It's just delay, isn't it. Input occurs at say, t secs, output will occur at t+x secs.
I am looking for a high speed comparator, I don't understand why manufacturer's classify speed based on propagation delay. Isn't rise time the factor that decides speed -
tr= 0.33/freq?
 
Engineering news on Phys.org
likephysics said:
How is comparator prop delay significant?
It's just delay, isn't it. Input occurs at say, t secs, output will occur at t+x secs.
I am looking for a high speed comparator, I don't understand why manufacturer's classify speed based on propagation delay. Isn't rise time the factor that decides speed -
tr= 0.33/freq?

The equation you list is not applicable to the rise and fall times of a gate output. The equation relates the spectral width of a square wave's spectra to its rise and fall times.

The prop time of the comparator is important for several reasons, but one is that you need the positive feedback hysteresis to get back to the input quickly enough to prevent oscillations. That's one of the most important parts of high-speed comparator circuit design and PCB layout -- preventing oscillations. The high-speed comparator that you have chosen probably has some layout guidelines to help with the oscillation issues.
 
berkeman said:
The equation you list is not applicable to the rise and fall times of a gate output. The equation relates the spectral width of a square wave's spectra to its rise and fall times.

The prop time of the comparator is important for several reasons, but one is that you need the positive feedback hysteresis to get back to the input quickly enough to prevent oscillations. That's one of the most important parts of high-speed comparator circuit design and PCB layout -- preventing oscillations. The high-speed comparator that you have chosen probably has some layout guidelines to help with the oscillation issues.

aha! Got it. So if I don't use +ve feedback, prop delay shouldn't matter?
Anyway, I was just testing LM311 this morning on the breadboard. Worked great upto 1MHz, but then the output was high all the time. I thought, the rise time of the input was too fast for LM311.
Now I get it. The feedback is taking too long. Any equations that relate prop delay with +ve feedback?
 
likephysics said:
aha! Got it. So if I don't use +ve feedback, prop delay shouldn't matter?

I suppose it won't matter, because the comparator will be singing (oscillating) :smile:

likephysics said:
Anyway, I was just testing LM311 this morning on the breadboard. Worked great upto 1MHz, but then the output was high all the time. I thought, the rise time of the input was too fast for LM311.
Now I get it. The feedback is taking too long. Any equations that relate prop delay with +ve feedback?

I don't know that it's the feedback not being fast enough that's keeping the output from responding. It may just be internal delays that can't keep up with the fast input switching.
 
Very basic question. Consider a 3-terminal device with terminals say A,B,C. Kirchhoff Current Law (KCL) and Kirchhoff Voltage Law (KVL) establish two relationships between the 3 currents entering the terminals and the 3 terminal's voltage pairs respectively. So we have 2 equations in 6 unknowns. To proceed further we need two more (independent) equations in order to solve the circuit the 3-terminal device is connected to (basically one treats such a device as an unbalanced two-port...
suppose you have two capacitors with a 0.1 Farad value and 12 VDC rating. label these as A and B. label the terminals of each as 1 and 2. you also have a voltmeter with a 40 volt linear range for DC. you also have a 9 volt DC power supply fed by mains. you charge each capacitor to 9 volts with terminal 1 being - (negative) and terminal 2 being + (positive). you connect the voltmeter to terminal A2 and to terminal B1. does it read any voltage? can - of one capacitor discharge + of the...
Back
Top