Design a synchronous counter that has a Moore output decimal

  • Thread starter trickae
  • Start date
  • #1
83
0

Homework Statement


(Problem 205) Design a synchronous counter that has a Moore output decimal
sequence of 0, 1, 3, 5, 7, and then repeats this same sequence over and over. To
ensure illegal state recovery, force all unused or illegal states to go to 0. Carry out
the design using positive edge-triggered T flip-flops. Draw the circuit diagram.


Homework Equations





The Attempt at a Solution



I have no idea how to begin to attempt the solution any tips would be highly appreciated
currently reading wakerly chapter 7 to cover the basis of the problem
 
Last edited:

Answers and Replies

  • #2
berkeman
Mentor
57,973
8,044
What does a Moore machine look like. Show us your state transition diagram, and we can help if you still are confused.
 

Related Threads on Design a synchronous counter that has a Moore output decimal

  • Last Post
Replies
4
Views
14K
  • Last Post
Replies
11
Views
16K
Replies
20
Views
12K
Replies
25
Views
9K
Replies
4
Views
902
  • Last Post
Replies
1
Views
2K
  • Last Post
Replies
0
Views
2K
  • Last Post
Replies
3
Views
2K
  • Last Post
Replies
0
Views
1K
  • Last Post
Replies
1
Views
7K
Top