Design a synchronous counter that has a Moore output decimal

Click For Summary
SUMMARY

The discussion focuses on designing a synchronous counter with a Moore output that produces a decimal sequence of 0, 1, 3, 5, and 7, repeating indefinitely. The design must utilize positive edge-triggered T flip-flops and include a mechanism for illegal state recovery, directing all unused states back to 0. Participants emphasize the importance of creating a state transition diagram to visualize the counter's operation and facilitate problem-solving.

PREREQUISITES
  • Understanding of synchronous counters and their operation
  • Familiarity with Moore machines and their output behavior
  • Knowledge of T flip-flops and their triggering mechanisms
  • Ability to create state transition diagrams for digital circuits
NEXT STEPS
  • Study the design principles of synchronous counters using T flip-flops
  • Learn how to construct state transition diagrams for Moore machines
  • Explore illegal state recovery techniques in digital circuit design
  • Review Wakerly's Chapter 7 for in-depth understanding of Moore machines
USEFUL FOR

Students and educators in digital design, electrical engineering, and computer science, particularly those working on synchronous counter projects and digital circuit design assignments.

trickae
Messages
82
Reaction score
0

Homework Statement


(Problem 205) Design a synchronous counter that has a Moore output decimal
sequence of 0, 1, 3, 5, 7, and then repeats this same sequence over and over. To
ensure illegal state recovery, force all unused or illegal states to go to 0. Carry out
the design using positive edge-triggered T flip-flops. Draw the circuit diagram.

Homework Equations


The Attempt at a Solution



I have no idea how to begin to attempt the solution any tips would be highly appreciated
currently reading wakerly chapter 7 to cover the basis of the problem
 
Last edited:
Physics news on Phys.org
What does a Moore machine look like. Show us your state transition diagram, and we can help if you still are confused.
 

Similar threads

Comp Sci Digital logic questions -- Designing counters with flip-flops
  • · Replies 3 ·
Replies
3
Views
2K
Synchronous Counter Mod-12 Up/Down Exercise
  • · Replies 1 ·
Replies
1
Views
4K
Engineering Designing 3-Stage Async Counter & Logic Circuit in PSpice
  • · Replies 5 ·
Replies
5
Views
4K
Asynchronous Counter 4-bit Output Frequency
  • · Replies 9 ·
Replies
9
Views
4K
Synchronous 3-bit up/down counter
  • · Replies 2 ·
Replies
2
Views
6K
Why my synchronous counter toggling between two numbers?
  • · Replies 2 ·
Replies
2
Views
2K
Engineering Why Does the Output Y Differ in the Moore Circuit Timing Diagram?
  • · Replies 31 ·
2
Replies
31
Views
4K
5-bit synchronous sequence recognizer design
  • · Replies 17 ·
Replies
17
Views
6K
Design a Moore type synchronous state machine with only two
  • · Replies 20 ·
Replies
20
Views
14K
Moore machine output with a leading zero
  • · Replies 4 ·
Replies
4
Views
2K