Help With Self-Biases JFET Amplifier

  • Thread starter Thread starter fys iks!
  • Start date Start date
  • Tags Tags
    Amplifier
AI Thread Summary
The discussion focuses on designing a JFET amplifier circuit that provides voltage gain, followed by a BJT for additional amplification. The main issue is that the JFET output waveform oscillates around a positive voltage rather than 0 V, while the BJT output oscillates around 0 V. Suggestions include using a coupling capacitor to remove the DC component from the JFET output and adjusting the resistor connected to the BJT base to ensure proper biasing. A 100uF capacitor was initially used, but it caused the BJT output to only show negative peaks. Participants recommend using smaller capacitors and adjusting the resistor value based on the collector voltage to achieve the desired output.
fys iks!
Messages
40
Reaction score
0
Hi,

I am designing a circuit where i first use a JFET transistor to a provide a voltage gain, the JFET is wired as a self bias. Following the JFET is a BJT transistor which i am using to provide a second amplification. I have an issue though with the output waveform of the JFET transistor. I am not sure why but the output waveform is an amplifier version of the input waveform, except it is also raised by a certain voltage so the sine wave oscillates about a positive voltage and not 0 V. The output of the BJT however oscillates about 0 V. How can i make the output of the JFET oscillate about 0 V?

Any help is appreciated.
 
Engineering news on Phys.org
fys iks! said:
Hi,

I am designing a circuit where i first use a JFET transistor to a provide a voltage gain, the JFET is wired as a self bias. Following the JFET is a BJT transistor which i am using to provide a second amplification. I have an issue though with the output waveform of the JFET transistor. I am not sure why but the output waveform is an amplifier version of the input waveform, except it is also raised by a certain voltage so the sine wave oscillates about a positive voltage and not 0 V. The output of the BJT however oscillates about 0 V. How can i make the output of the JFET oscillate about 0 V?

Any help is appreciated.

The output of a BJT amplifier (at the collector) or the JFET amplifier (at the drain) should be about half of the supply voltage with no input signal. This is because you want the output to be able to swing upwards for a negative going input signal and downwards for a positively going input signal.

Note that this means the output is actually an inverted version of the input.

Both outputs can have this DC component removed by passing the output through a coupling capacitor with a resistor to ground on the other side of it.

If you have a bipolar transistor with near zero voltage on the collector, then it is being driven to saturation by having too much DC voltage on its input.
So, you may need a coupling capacitor between the two stages.
 
ok that sort of worked. I added a 100uF capacitor then after the capacitor a 1k resistor to ground. In doing this the first output waveform had no more DC voltage, but this also messed up my second output of the BJT network. Now then output from the BJT is just 0 V with negative peaks but no positive peaks. So basically a sine wave that is just 0 wherever there should be a positive voltage.
 
OK. A bipolar transistor has to have base current and this is supplied by having a resistor connected to the base and to a source of positive voltage.

This is one way to do it:

images?q=tbn:ANd9GcQxjxeuORPOablgRM1wZpeTTgcsFKJR7YyYCMtaqcXhcWor3IRe3kh5GyRmxw.jpg


The resistor shown as Rb would be something like 150 K ohms.

You can adjust it by measuring the voltage on the collector. If this is less than half the supply voltage, then the resistor Rb is too small. If the voltage at the collector is more than half the the supply voltage, then the resistor Rb is too big.

Capacitors of about 10 μF maximum would be used in circuits like this. 100 μF is a bit too big.
 
Could you post your circuit? It is very difficult to give advice about a circuit based on what we think it is.
 
Very basic question. Consider a 3-terminal device with terminals say A,B,C. Kirchhoff Current Law (KCL) and Kirchhoff Voltage Law (KVL) establish two relationships between the 3 currents entering the terminals and the 3 terminal's voltage pairs respectively. So we have 2 equations in 6 unknowns. To proceed further we need two more (independent) equations in order to solve the circuit the 3-terminal device is connected to (basically one treats such a device as an unbalanced two-port...
suppose you have two capacitors with a 0.1 Farad value and 12 VDC rating. label these as A and B. label the terminals of each as 1 and 2. you also have a voltmeter with a 40 volt linear range for DC. you also have a 9 volt DC power supply fed by mains. you charge each capacitor to 9 volts with terminal 1 being - (negative) and terminal 2 being + (positive). you connect the voltmeter to terminal A2 and to terminal B1. does it read any voltage? can - of one capacitor discharge + of the...
Thread 'Weird near-field phenomenon I get in my EM simulation'
I recently made a basic simulation of wire antennas and I am not sure if the near field in my simulation is modeled correctly. One of the things that worry me is the fact that sometimes I see in my simulation "movements" in the near field that seems to be faster than the speed of wave propagation I defined (the speed of light in the simulation). Specifically I see "nodes" of low amplitude in the E field that are quickly "emitted" from the antenna and then slow down as they approach the far...

Similar threads

Back
Top