How Does Mark-Space Ratio Affect Boost Converter Performance?

Click For Summary

Discussion Overview

The discussion centers around the performance of a boost converter circuit, specifically examining how the mark-space ratio affects output voltage and current waveforms. Participants explore experimental results from a constructed circuit, analyze waveforms, and pose questions regarding the underlying principles and calculations related to the boost converter's operation.

Discussion Character

  • Exploratory
  • Technical explanation
  • Homework-related

Main Points Raised

  • The participant presents experimental results showing unexpected output voltages for varying mark-space ratios, questioning the relationship between switch 'on' time and output voltage.
  • There is confusion regarding the formula for calculating output voltage, as the calculated values do not match the observed output.
  • Participants discuss the behavior of inductor current, noting a rise to 6 A followed by a drop to 3 A, with inquiries about the waveform shape and baseline levels.
  • One participant suggests that ringing observed in the waveforms may be influenced by measurement setup and proposes adding a resistor and capacitor to improve waveform clarity.
  • Questions arise about the cause of voltage spikes during switching and the potential effects of back EMF and resonance in the circuit.
  • Participants express interest in the methodology for measuring capacitor current and the implications of the recorded values.

Areas of Agreement / Disagreement

Participants express differing views on the relationship between duty cycle and output voltage, with some asserting that the observed results contradict theoretical expectations. The discussion remains unresolved regarding the correct interpretation of the experimental data and the underlying principles governing the boost converter's performance.

Contextual Notes

There are limitations in the discussion related to the assumptions made in the calculations, the dependence on specific circuit configurations, and the potential impact of measurement techniques on observed waveforms.

tuttyfruitty
Messages
10
Reaction score
0

Homework Statement



I have recently learned about the boost SMPS and and have built a circuit to investigate the waveforms and levels for Vout, [L] and [C] for different mark space ratios.

the circuit consists of a 95uH inducotr, diode, 47uF cap, 70 Ohm load, a FET who's gate is controlled by a PWM and a 5V input

The PWM is 25 KHz and here are the results i got for four different mark space ratios.

Code:
Vin   Vout  time period us   time on us   time off us   Inductor current  Capacitor current
5     14              40                  12.8             27.2               4.5 A                   4.2A
5      9.25          40                  20               20                  6   A                    6A
5      6               40                  30.4            9.6                 3   A                     3A
5      4.4            40                  40               0                    2.5 ma               2.5 ma [/I][/I]

My understanding is that the longer the time on is the larger the Voltage but this is the opposite in my results as the smallest time on is 12.8 us and gives the largest output voltage,.

I have been given some equations to work out the output voltage , inductor size etc but none of the seem to tally up. the Five questions i would like to ask are.

1) do my results seem correct?

2) does a longer switch 'off' time create a larger output( as per my results but opposite to what i thought would happen)

3) why does the current start to rise to 6 A and then drops to 3A.

4) i had a scope probe connected to the junction where the diode inductor and drain of the FET meet. on the display the there is a square wave which matches the duty cycle however on the rising edge of the FET switching on there is a massive spike in the region of 20 V and then it rings and dam pends down. what causes this? i did read somewhere about resonance? my theory was because there is a large back emf when the FET switchs off?5) how to calculate efficiency


2. Homework Equations

Vout = (T/Toff).VS
duty cycle =(1- (VS/Vout))
Inductor current = load current . Vout/Vs

The Attempt at a Solution


i have used the results from the first duty cycle i used in the firsat row of the table and you can see that they do not tally up??

Vout = (T/Toff).VS 40us/ 27.2us *5 = 7.35V
duty cycle =(1- (VS/Vout)) 1-(5/14)= 0.64
Inductor current = load current . Vout/Vs Load current = 14V/70 = 0.2A , 14V/5V*0.2 = 0.56A

PS i do apologize about the formatting of the table but I am not sure how to get the data ion rows and columns
 
Physics news on Phys.org
It would be helpful if you could attach a schematic diagram of your circuit. Also, a sketch or photo of the current waveforms.
 
photo 2.JPG
photo 3.JPG
photo 1.JPG
schematic.png
Hi,

Photo 3 trace 1 is the waveform at the node of the inductor, diode and the FETS drain, trace 2 is the output voltage
Photo 1 trace 1 is the current through the inductor measured with a "Pico technology" current probe.
Photo 2 is the rining on the rising edge of the pwm
 
Those all look as expected. It's often debatable whether ringing that's visible is actually there when you don't have the CRO leads attached, or whether this is introduced by the leads themselves introducing L and C on an aerial. For example, you could try a 220k resistor from gate to ground, this will probably clean up the appearance of the PWM waveform; capacitance from drain to gate or wiring capacitance may be feeding this back from the drain. You could try a 0.01uF in parallel with the electrolytic.

As a test, just resting your finger on some of these points may clean up the waveform, where the ringing is coming from a high impedance.

Energy in an inductor is ½LI² and this gets dumped into the reservoir capacitor when the FET turns off.

What is ߡV between the two DC levels in the yellow waveform? Is that big spike higher every second cycle?

You can see the inductor current is characterised by two linear regions. If you measure those slopes you should be able to compare them with what they should theoretically be. Remember, for an inductor v=L.di/dt

I'd say you're using a slow power rectifier diode there.
 
when i get back to univeristy next monday i will try adding the resistor and capaciotr to the breadboard and see what difference it makes.

what is still confusing me is the formula to calculate the output voltage.

The theory states Vout = (T/Toff).VS for the results in the table/ the pictures i get Vout = 40us/ 27.2us *5 = 7.35V . Which is not correct as the output can be seen to be roughly 14V in the third picture.

The spikes occur every cycle and are roughly the same height give or take quarter of a division. it was hard to adjust the trigger to keep the trace still so the pictures were taken with the display stoped.

one last question is why does the current rise, peak at 6 amps then reduce?
 
tuttyfruitty said:
one last question is why does the current rise, peak at 6 amps then reduce?
I'd like it confirmed that the inductor current maintains that general waveshape over the whole range, before I think about that.
 
Yes your correct, the waveform is the same shape but the peak to peak value changes with change of duty cycle
 
I think there is a significant change in the inductor current waveform, but you are just not noticing it. Besides noting the peak-to-peak height of the waveform, can you take note of where the zero baseline is in the inductor current waveform for low output volts, midrange, and near-maximum.

Your table records values for capacitor current. How did you measure capacitor current, and what does the recorded value describe? Did you record the waveform?
 
tuttyfruitty said:

Homework Statement



I have recently learned about the boost SMPS and and have built a circuit to investigate the waveforms and levels for Vout, [L] and [C] for different mark space ratios.

the circuit consists of a 95uH inducotr, diode, 47uF cap, 70 Ohm load, a FET who's gate is controlled by a PWM and a 5V input

The PWM is 25 KHz and here are the results i got for four different mark space ratios.

Code:
Vin   Vout  time period us   time on us   time off us   Inductor current  Capacitor current
5     14              40                  12.8             27.2               4.5 A                   4.2A
5      9.25          40                  20               20                  6   A                    6A
5      6               40                  30.4            9.6                 3   A                     3A
5      4.4            40                  40               0                    2.5 ma               2.5 ma [/I][/I]

My understanding is that the longer the time on is the larger the Voltage but this is the opposite in my results as the smallest time on is 12.8 us and gives the largest output voltage,.

I have been given some equations to work out the output voltage , inductor size etc but none of the seem to tally up. the Five questions i would like to ask are.

1) do my results seem correct?

2) does a longer switch 'off' time create a larger output( as per my results but opposite to what i thought would happen)

3) why does the current start to rise to 6 A and then drops to 3A.

4) i had a scope probe connected to the junction where the diode inductor and drain of the FET meet. on the display the there is a square wave which matches the duty cycle however on the rising edge of the FET switching on there is a massive spike in the region of 20 V and then it rings and dam pends down. what causes this? i did read somewhere about resonance? my theory was because there is a large back emf when the FET switchs off?5) how to calculate efficiency


2. Homework Equations

Vout = (T/Toff).VS
duty cycle =(1- (VS/Vout))
Inductor current = load current . Vout/Vs

The Attempt at a Solution


i have used the results from the first duty cycle i used in the firsat row of the table and you can see that they do not tally up??

Vout = (T/Toff).VS 40us/ 27.2us *5 = 7.35V
duty cycle =(1- (VS/Vout)) 1-(5/14)= 0.64
Inductor current = load current . Vout/Vs Load current = 14V/70 = 0.2A , 14V/5V*0.2 = 0.56A

PS i do apologize about the formatting of the table but I am not sure how to get the data ion rows and columns
You're confusing Ton and Toff.
In your setup, Ton = 27.2 us. Look at photo 3 trace 1. The low part is for Ton.
So you should get Vout = 5V(40us)/13us = 15.4V. The diode drop accounts for most of the error.
 
  • #10
tuttyfruitty said:
when i get back to univeristy next monday i will try adding the resistor and capaciotr to the breadboard and see what difference it makes.
Any results to report?
 

Similar threads

  • · Replies 8 ·
Replies
8
Views
3K
  • · Replies 14 ·
Replies
14
Views
2K
Replies
55
Views
7K
  • · Replies 6 ·
Replies
6
Views
2K
  • · Replies 23 ·
Replies
23
Views
6K
  • · Replies 17 ·
Replies
17
Views
3K
  • · Replies 12 ·
Replies
12
Views
6K
  • · Replies 10 ·
Replies
10
Views
3K
  • · Replies 5 ·
Replies
5
Views
8K
Replies
2
Views
3K