Memory in logic gates for specified time intervals

  • #1

Main Question or Discussion Point

I am a physics student new to the world of electronics and I have a question that may turn out to be very simple. What I am trying to design requires that a single output given some input be held in memory for a specified time despite any differing input being sent through during that time interval. Then after the time interval the output is immediately dependent on any new input. Any suggestions would be useful.
 

Answers and Replies

  • #2
refer to flip -flop .
it is a memory storing element formed by NOR or NAND gate .
 
  • #3
uart
Science Advisor
2,776
9
If the input is digital that the thing you are referring to is called a latch (or flipflop).

If the input is an analog signal then the thing you're referring to is called a "sample and hold".
 

Related Threads on Memory in logic gates for specified time intervals

  • Last Post
Replies
13
Views
3K
  • Last Post
Replies
6
Views
2K
  • Last Post
Replies
2
Views
5K
  • Last Post
Replies
3
Views
693
Replies
9
Views
1K
  • Last Post
Replies
1
Views
943
  • Last Post
2
Replies
25
Views
15K
  • Last Post
Replies
4
Views
767
  • Last Post
Replies
2
Views
4K
Top