Memory Organization: 64-Bit 4GB Module Requirements

  • Thread starter Thread starter wingman-001
  • Start date Start date
  • Tags Tags
    Memory
AI Thread Summary
A user is seeking clarification on the memory circuit organization required for a 4GB memory module that participates equally in a 64-bit memory system. The inquiry is related to computer architecture and is part of a homework assignment. The user acknowledges posting in the wrong forum and plans to repost in a more appropriate location. Participants suggest providing context and an attempt at a solution to facilitate better assistance. The discussion highlights the importance of understanding memory organization in computer architecture.
wingman-001
Messages
6
Reaction score
0
Hi guys..
I am seeking desperately for an answer to this question.
I would be very thankful if someone answer me correctly.
Question is related to computer architecture (memory organization).

Which memory circuit organization is required on 4GB memory module if every circuit participates equally in 64-bit memory module?

Thanks!
 
Engineering news on Phys.org
wingman-001 said:
Hi guys..
I am seeking desperately for an answer to this question.
I would be very thankful if someone answer me correctly.
Question is related to computer architecture (memory organization).

Which memory circuit organization is required on 4GB memory module if every circuit participates equally in 64-bit memory module?

Thanks!

Welcome to the PF.

What is the context of the question? Is it for schoolwork? What are your thoughts on the answer? :smile:
 
berkeman said:
Welcome to the PF.

What is the context of the question? Is it for schoolwork? What are your thoughts on the answer? :smile:

Yes, this is homework which is very important. I've just seen that I posted it on wrong forum.
I will post it again where it should be.
 
Thanks! And be sure to show your Attempt at a Solution. :smile:
 
Very basic question. Consider a 3-terminal device with terminals say A,B,C. Kirchhoff Current Law (KCL) and Kirchhoff Voltage Law (KVL) establish two relationships between the 3 currents entering the terminals and the 3 terminal's voltage pairs respectively. So we have 2 equations in 6 unknowns. To proceed further we need two more (independent) equations in order to solve the circuit the 3-terminal device is connected to (basically one treats such a device as an unbalanced two-port...
suppose you have two capacitors with a 0.1 Farad value and 12 VDC rating. label these as A and B. label the terminals of each as 1 and 2. you also have a voltmeter with a 40 volt linear range for DC. you also have a 9 volt DC power supply fed by mains. you charge each capacitor to 9 volts with terminal 1 being - (negative) and terminal 2 being + (positive). you connect the voltmeter to terminal A2 and to terminal B1. does it read any voltage? can - of one capacitor discharge + of the...
Thread 'Weird near-field phenomenon I get in my EM simulation'
I recently made a basic simulation of wire antennas and I am not sure if the near field in my simulation is modeled correctly. One of the things that worry me is the fact that sometimes I see in my simulation "movements" in the near field that seems to be faster than the speed of wave propagation I defined (the speed of light in the simulation). Specifically I see "nodes" of low amplitude in the E field that are quickly "emitted" from the antenna and then slow down as they approach the far...
Back
Top