Minimization of a Multi Output Circuit

Click For Summary
SUMMARY

The discussion focuses on minimizing the number of gates in a 4-input circuit (ABCD) with 7 outputs. The user has successfully derived the minimum expressions for each output using Karnaugh maps but seeks methods to further reduce gate usage by sharing gates among outputs. Techniques for achieving this include analyzing commonalities in the output expressions and considering the use of wider fan-in gates beyond just 2-input gates.

PREREQUISITES
  • Understanding of Karnaugh maps for logic minimization
  • Familiarity with Standard Sum of Products and Product of Sums
  • Knowledge of digital circuit design principles
  • Experience with gate types, including 2-input and multi-input gates
NEXT STEPS
  • Research techniques for gate sharing in digital circuits
  • Explore the use of multi-input gates in circuit design
  • Learn about advanced minimization methods such as Espresso heuristic logic minimizer
  • Investigate the implications of commonality analysis in logic functions
USEFUL FOR

Digital circuit designers, electrical engineers, and students studying logic design who are looking to optimize circuit efficiency and reduce gate usage.

carlodelmundo
Messages
133
Reaction score
0
Hi all.

I have a 4 input circuit (ABCD). I have 7 outputs that accompany this circuit. Now, I have tools (like Karnaugh maps) to solve for Standard Sum of Products (or Product of Sum) form for individual outputs. I have the minimum of each output based on the Karnaugh map.

However, I want to minimize the amount of gates to use for ALL 7 outputs (ie: if 2 or more outputs can share a gate).

How can I accomplish this? What techniques can I use to find the minimum?
 
Last edited:
Engineering news on Phys.org
carlodelmundo said:
Hi all.

I have a 4 input circuit (ABCD). I have 7 outputs that accompany this circuit. Now, I have tools (like Karnaugh maps) to solve for Standard Sum of Products (or Product of Sum) form for individual outputs. I have the minimum of each output based on the Karnaugh map.

However, I want to minimize the amount of gates to use for ALL 7 outputs (ie: if 2 or more outputs can share a gate).

How can I accomplish this? What techniques can I use to find the minimum?

Interesting question. I don't know of a general technique (but there certainly could be one). When you compare the terms for each output, do you see any commonalities? Are you limited to 2-input gates, or can you use wider fan-in gates?
 

Similar threads

  • · Replies 4 ·
Replies
4
Views
2K
  • · Replies 8 ·
Replies
8
Views
2K
Replies
9
Views
8K
  • · Replies 3 ·
Replies
3
Views
1K
  • · Replies 5 ·
Replies
5
Views
2K
  • · Replies 49 ·
2
Replies
49
Views
5K
  • · Replies 1 ·
Replies
1
Views
1K
  • · Replies 28 ·
Replies
28
Views
6K
  • · Replies 3 ·
Replies
3
Views
4K
  • · Replies 3 ·
Replies
3
Views
4K