RFID rectifier Tag - Issues regarding PCE

AI Thread Summary
The discussion focuses on issues encountered while designing an RFID rectifier using 180nm technology, referencing results from an IEEE paper on 130nm and 350nm technologies. The designer expected an efficiency of 20-30% for input voltages between 500mV to 700mV but achieved less than 8%. Despite using a multi-stage rectifier, the efficiency remained low, and the input current increased unexpectedly with the addition of stages. The load current stabilized at around 4uA, but power conversion efficiency (PCE) did not improve as anticipated. The designer seeks advice on enhancing PCE and has shared circuit details for further analysis.
shaikss
Messages
32
Reaction score
0
Hi,

I am designing a RFID rectifier. I am referring a IEEE paper for this purpose.
The paper has shown results for both 130nm and 350nm technologies. I have chosen 180nm technology.
So, I expected results in between the above technologies. To my surprise, the results are weird - undesirable.

Let me explain you the stuff:

I have used the Widths as mentioned in the reference paper. The rectifier rectifies the input ac voltage from 350mV with an efficiency of 50%. So, I expected that I will be achieving atleast 20-30% of efficiency for 500mV to 700mV of input voltage. To my great surprise, I achieved efficiency less than 8%. I tried to use multi stage of rectifier; even then efficiency is less.

The current at the load is around 4uA. I varied the load from 10k to 100K. When load is 100k, current is 4uA. I varied the input voltage from 100mV to 1V (Peak values). The input current is increasing as the voltage is increasing. That is true. But I expected that the current at the input is same, when I go for 2-stage rectifier. I was shocked to see an increase in the ac current at the input end for 2-stage rectifier.

What should I do in order to increase the efficiency? DC load current is always around 4uA. I am able to see the voltage conversion efficiency. But I couldn't achieve power conversion efficiency. What should I do in order to improve PCE for the attached circuit?

Attached is the circuit of 2-stage rectifier figure as well as the reference IEEE paper.
 

Attachments

  • 2.jpg
    2.jpg
    38.8 KB · Views: 407
  • high_eff_cmos_rec_low_pwr_RFID_Tags.pdf
    high_eff_cmos_rec_low_pwr_RFID_Tags.pdf
    464.5 KB · Views: 350
Engineering news on Phys.org
So you have an IC fab facility available where you have fabricated this prototype? Can you post your IC design files for us to check over? Thanks.
 
Very basic question. Consider a 3-terminal device with terminals say A,B,C. Kirchhoff Current Law (KCL) and Kirchhoff Voltage Law (KVL) establish two relationships between the 3 currents entering the terminals and the 3 terminal's voltage pairs respectively. So we have 2 equations in 6 unknowns. To proceed further we need two more (independent) equations in order to solve the circuit the 3-terminal device is connected to (basically one treats such a device as an unbalanced two-port...
suppose you have two capacitors with a 0.1 Farad value and 12 VDC rating. label these as A and B. label the terminals of each as 1 and 2. you also have a voltmeter with a 40 volt linear range for DC. you also have a 9 volt DC power supply fed by mains. you charge each capacitor to 9 volts with terminal 1 being - (negative) and terminal 2 being + (positive). you connect the voltmeter to terminal A2 and to terminal B1. does it read any voltage? can - of one capacitor discharge + of the...
Back
Top