Troubleshooting Rectifier Design with Cross-Coupled MOSFETs and Driver Circuits

Click For Summary
SUMMARY

The discussion focuses on troubleshooting issues with a cross-coupled MOSFET rectifier design, specifically addressing problems such as reverse leakage current and incomplete switching of the MOSFETs. The user modified their design by incorporating driver circuits for both NMOS and PMOS transistors but encountered a persistent issue with the Hi pin reading zero. The conversation highlights potential problems with the selection of voltages for VBN and VBP, as well as the need for proper biasing of the MOSFETs in the circuit.

PREREQUISITES
  • Understanding of cross-coupled MOSFET gate structures
  • Knowledge of driver circuits for NMOS and PMOS transistors
  • Familiarity with voltage selection for VBN and VBP
  • Basic concepts of reverse leakage current in MOSFETs
NEXT STEPS
  • Research design modifications for cross-coupled MOSFET rectifiers
  • Learn about driver circuit implementations for NMOS and PMOS
  • Investigate biasing techniques for MOSFETs in rectifier applications
  • Explore resources on sub-threshold logic and its applications
USEFUL FOR

Electrical engineers, circuit designers, and students working on MOSFET rectifier designs or troubleshooting related issues in power electronics.

shaikss
Messages
32
Reaction score
0
Hi,

I have started with cross-coupled gate structure of MOSFETs. This structure is for rectification of very low ac input voltages. I have found few problems like reverse leakage current and MOS not switching completely ON and OFF.

So, I modified the design by using driver circuits for both NMOS and PMOSes used in my circuit.

But I find the Hi pin as zero always.
Can you please let me know why it is happening so?
IS there any problem in selection of voltages for VBN and VBP?

Please clarify.

PS: This is not a HOMEWORK problem.
 

Attachments

  • Screenshot.png
    Screenshot.png
    29 KB · Views: 455
Engineering news on Phys.org
I think there is some problem in VBN VBP MOS ladders. where GN/GP/+/- signals are generated. I think you MOS are not biased properly.

However, I may be wrong as I don't recognize your circuit clearly. Can you reference me the book or resource where you have found the circuit? Is this sub-threshold logic?

BTW, what process are you using?
 

Similar threads

Getting a High Speed Synchronous N-Channel MOSFET Driver working right
  • · Replies 39 ·
2
Replies
39
Views
6K
Is My Thyristor Gate Driver Circuit Malfunctioning Due to Component Issues?
  • · Replies 12 ·
Replies
12
Views
3K
Synchronous MOSFET Driver not functioning when voltage already present
  • · Replies 2 ·
Replies
2
Views
2K
Bulk Connections of MOSFET as Rectifier
  • · Replies 1 ·
Replies
1
Views
4K
Relay Driving Circuit Design Help
  • · Replies 6 ·
Replies
6
Views
2K
JFET, Mosfet, BJT Design Question
  • · Replies 13 ·
Replies
13
Views
3K
Rectifier circuit: What am I doing wrong?
  • · Replies 6 ·
Replies
6
Views
4K
Can a Series LC Circuit Effectively Drive MOSFET Gates?
  • · Replies 1 ·
Replies
1
Views
2K
Qn5What is the purpose of using a self-biased circuit for MOSFET amplifiers?
  • · Replies 3 ·
Replies
3
Views
39K
Changing capacitance effect on ripple in full rectification circuit
  • · Replies 4 ·
Replies
4
Views
3K