What happens when you place a NOT gate before and after a NAND gate

  • Thread starter Thread starter dreadfear
  • Start date Start date
  • Tags Tags
    Gate Nand gate
Click For Summary
SUMMARY

This discussion analyzes the behavior of NOT and NAND gates in digital logic. When a NOT gate is placed before a NAND gate, the output behaves like an OR gate, as it inverts the inputs before passing them to the NAND gate. Conversely, placing a NOT gate after a NAND gate results in an output equivalent to an AND gate, demonstrating the principle of double negation. The participants clarify the logic behind these transformations using truth tables and logical operations.

PREREQUISITES
  • Understanding of basic logic gates: NOT, AND, NAND
  • Familiarity with truth tables and logical operations
  • Knowledge of logical negation and conjunction
  • Basic circuit diagram interpretation skills
NEXT STEPS
  • Study the principles of De Morgan's Theorems in digital logic
  • Learn how to construct and interpret truth tables for complex logic circuits
  • Explore the design and function of combinational logic circuits
  • Investigate the implications of double negation in logical expressions
USEFUL FOR

Students of electrical engineering, computer science enthusiasts, and anyone interested in digital logic design and circuit analysis.

dreadfear
Messages
6
Reaction score
0

Homework Statement


What happens when you place a NOT gate before and after a NAND gate


Homework Equations


Current Research(My own work):
NOT Gate: A NOT gate is also known as an inverter. It is a logic gate which implements a methodology best known in maths as Logical Negation. In other words a NOT gate takes whatever results that are passed through it, usually True or False(0 or 1) and negates them. A NOT gate only requires one value.

AND Gate: An AND gate is a logic gate which implements a methodolgy best known as logical conjunction. The logical conjunction linked with an AND gate appears when both values are true, thus returning the value of true. All other values return false. An AND gate requires 2 values to produce an output.

NAND Gate: A NAND gate follows the same principles as the afforementioned AND gate. However its results are effect by a NOT gate. According to the material above, a NOT gate negates values and an AND gate only returns true if both values are true. Using this we can deduce that the output of a NAND gate will be the exact opposite to those of an AND.

The Attempt at a Solution



Default NAND Gate:
INPUT
A B OUTPUT
0 0 1
0 1 1
1 0 1
1 1 0

Now a NOT gate placed infront of a NAND gate would invert the values being passed through it, but not the output. (This is where i start to get a little confused)

NOT NAND Gate:
INPUT
A B OUTPUT
1 1 1
1 0 1
0 1 1
0 0 0

Which is equal to an OR gate. (But I am not sure why?)

NAND NOT Gate:
INPUT
A B OUTPUT
0 0 0
0 1 0
1 0 0
1 1 1

Which is equal to an AND gate. Which kind of makes sense to me because if you put a negative and a negative together you get positive but once again I am not exactly sure.

Thanks in advance for any help, i appreciate it.
 
Physics news on Phys.org
Hint: The Law of double negation.
 
(logic) The statement that the negation of the negation of A implies A, for any proposition A.

Ok so NOT is a negation. And NAND is the negation of AND.

So NOT NAND(negation of the negation of A) = AND

NAND NOT (Negation of A Negated) = NAND?

Sorry I am still not getting this completely.
 
Last edited:
dreadfear said:

Homework Statement


What happens when you place a NOT gate before and after a NAND gate


Homework Equations


Current Research(My own work):
NOT Gate: A NOT gate is also known as an inverter. It is a logic gate which implements a methodology best known in maths as Logical Negation. In other words a NOT gate takes whatever results that are passed through it, usually True or False(0 or 1) and negates them. A NOT gate only requires one value.

AND Gate: An AND gate is a logic gate which implements a methodolgy best known as logical conjunction. The logical conjunction linked with an AND gate appears when both values are true, thus returning the value of true. All other values return false. An AND gate requires 2 values to produce an output.

NAND Gate: A NAND gate follows the same principles as the afforementioned AND gate. However its results are effect by a NOT gate. According to the material above, a NOT gate negates values and an AND gate only returns true if both values are true. Using this we can deduce that the output of a NAND gate will be the exact opposite to those of an AND.

The Attempt at a Solution



Default NAND Gate:
INPUT
A B OUTPUT
0 0 1
0 1 1
1 0 1
1 1 0

Now a NOT gate placed infront of a NAND gate would invert the values being passed through it, but not the output. (This is where i start to get a little confused)

NOT NAND Gate:
INPUT
A B OUTPUT
1 1 1
1 0 1
0 1 1
0 0 0

Which is equal to an OR gate. (But I am not sure why?)

NAND NOT Gate:
INPUT
A B OUTPUT
0 0 0
0 1 0
1 0 0
1 1 1

Which is equal to an AND gate. Which kind of makes sense to me because if you put a negative and a negative together you get positive but once again I am not exactly sure.

Thanks in advance for any help, i appreciate it.

Does this link help?

http://en.wikipedia.org/wiki/Demorgan's_law

.
 
No it doesn't but thanks anyway.

(It might but i don't understand how i can use it)

EDIT:
A & B = Inputs
O = Output
- = NOT
-(A^B) = NAND

NOT NAND = --(A^B) = (A^B) = AND (Is this correct?)

NAND NOT = -(A^B)-O = ? (I have absolutely no idea with this one, i don't even know how to set this one out.)
 
Last edited:
Also, NOT is a unitary operation and NAND is a binary operations. Where before do you place your NOT gate?
 
Where before do you place your NOT gate?

Sorry can you rephrase that?
 
dreadfear said:
Where before do you place your NOT gate?

Sorry can you rephrase that?

Part of your problem statement says:

What happens when you place a NOT gate before ... a NAND gate

A NAND gate has 2 input and 1 ports. A NOT gate has 1 input and 1 output port. Draw the circuit diagram corresponding to your exact connection.
 
Im not sure i can.

Because like you said, NOT gate has 1 input and 1 output. You can't connect 1 output to 2 inputs, it wouldn't work.

So a NOT NAND gate is impossible?

What about a NAND NOT?

I could see how that works. It takes the output value of the NAND, than negates it.

So a NAND NOT gate is equal to an AND gate.

Is this correct?
 
  • #10
yes.
 
  • #11
Haha damn my physics teacher. He told me this would be a good thing to right my report about, guess he included a trick question in there for me.

Thanks :) Now maybe i can get some sleep
 
  • #12
It might help further if you expand your truth table to 6 columns.

Code:
A' B' A  B  O  O'
      0  0  1
      0  1  1
      1  0  1
      1  1  0

O = not(A&B). Fill in A', B' and O' with the inverted values of A, B and O, respectively.

You should see that O' = not(A'orB'). This graphical method may be better for you to get used to than a tangle of words and symbols.
 

Similar threads

  • · Replies 3 ·
Replies
3
Views
27K
Replies
9
Views
3K
  • · Replies 7 ·
Replies
7
Views
2K
Replies
10
Views
2K
  • · Replies 10 ·
Replies
10
Views
5K
  • · Replies 16 ·
Replies
16
Views
2K
  • · Replies 7 ·
Replies
7
Views
8K
Replies
2
Views
2K
Replies
2
Views
8K
  • · Replies 2 ·
Replies
2
Views
26K