Why RDSon has postive temp coefficent

  • Thread starter Thread starter Aranion
  • Start date Start date
AI Thread Summary
RDSon exhibits a positive temperature coefficient because, unlike semiconductors that rely on thermally generated electron-hole pairs (ehp) for conductivity, FETs operate through charge inversion. In an n-channel FET, the p-channel substrate is flooded with n-type carriers (electrons), which become the majority carriers. As temperature rises, increased collisions between electrons and the lattice structure lead to higher resistance, contrasting with the behavior of traditional semiconductors where conductivity improves with temperature. Additionally, the generation of more holes in the p-type substrate at elevated temperatures neutralizes some electrons, further increasing resistance. This unique behavior of FETs results in a markedly different temperature characteristic compared to typical semiconductors.
Aranion
Messages
5
Reaction score
0
Hi. I am quite confused why Rdson has positive temp coefficient when semiconductors has negative temp coefficient. What's happening to the channel when temperature increases?
 
Engineering news on Phys.org
With semiconductors, as temp increases, more electron-hole pairs, ehp, are generated due to increased thermal energy. Hence more electrons/holes are available for conduction. Hence for a given E field, more charges are out into motion at higher temp due to greater abundance of carriers. So semiconductor resistivity decreases as temp increases.

A FET, however does not rely on thermally generated ehp for available charge carriers. A FET relies on inversion. An n-channel FET is actually a p-channel substrate w/ n-channel drain & source. When the gate-source terminals are biased w/ an external source, charge polarization occurs. The p-channel substrate is literally flooded w/ n-type carriers, namely electrons. Hence electrons are the majority carriers & have high mobility, & move easily w/ an E field.

When temp increases, more collisions take place between electrons & lattice structure, inelastic in nature. This is resistance which increases w/ temp. This occurs in other semiconductors, but this property is small compared w/ the large non-linear increases in carriers due to ehp thermal generation.

Also, as temp increases, the substrate, naturally being p-type, generates more ehp, resulting in additional hole mobility which recombine w/ electrons. But electrons are the majority, so extra holes neutralize the effective number of charge carriers & resistance goes up due to net conduction electrons decreasing.

Normally, semiconductor conductivity is due to thermally generated ehp. But FETs use inversion by transporting electrons into the p substrate, overnumbering the holes, making electrons the new majority charge carrier. Hence the temp characteristic is markedly different.

Claude
 
Last edited:
Here is a reference that has additional material. Note in the third (indented) paragraph that FETs may have a nearly zero temperature coefficient. http://coe.uncc.edu/~dlsharer/ECGR3132/ReviewStuff/F8.pdf

Anecdote:
The company I was working for hired an electronic engineer from Russia. Shortly afterward we needed a circuit to indicate when a 5.3V mercury battery was nearly discharged. Mercury batteries have a characteristic of providing a very constant voltage over about 98% of their life. In the last 2% the voltage dies very quickly. The circuit we needed had to be able to detect and react to a voltage drop of about 0.1V.

All the engineers had the same idea, an opamp with a resistor and zener as a reference on one input and a resistance voltage divider on the other. It didn't work. The circuit had to work over the full industrial temperature range of -30C to 85C and the zener voltage varied too much over that range to work.

After all the engineers had given up, the Russian redesigned the circuit using an FET as a current source for a resistor. Since the FET had a nearly zero temperature coefficient, it succeeded where the zener had failed. Later he explained to me that in Russia at that time, zeners were expensive and the engineers commonly used FETs as constant current sources for voltage references.
 
thanks guys. now it's making more sense..
 
Very basic question. Consider a 3-terminal device with terminals say A,B,C. Kirchhoff Current Law (KCL) and Kirchhoff Voltage Law (KVL) establish two relationships between the 3 currents entering the terminals and the 3 terminal's voltage pairs respectively. So we have 2 equations in 6 unknowns. To proceed further we need two more (independent) equations in order to solve the circuit the 3-terminal device is connected to (basically one treats such a device as an unbalanced two-port...
suppose you have two capacitors with a 0.1 Farad value and 12 VDC rating. label these as A and B. label the terminals of each as 1 and 2. you also have a voltmeter with a 40 volt linear range for DC. you also have a 9 volt DC power supply fed by mains. you charge each capacitor to 9 volts with terminal 1 being - (negative) and terminal 2 being + (positive). you connect the voltmeter to terminal A2 and to terminal B1. does it read any voltage? can - of one capacitor discharge + of the...
Thread 'Weird near-field phenomenon I get in my EM simulation'
I recently made a basic simulation of wire antennas and I am not sure if the near field in my simulation is modeled correctly. One of the things that worry me is the fact that sometimes I see in my simulation "movements" in the near field that seems to be faster than the speed of wave propagation I defined (the speed of light in the simulation). Specifically I see "nodes" of low amplitude in the E field that are quickly "emitted" from the antenna and then slow down as they approach the far...

Similar threads

Back
Top