How does one form an equation for adder/subtractor?

  • Thread starter Thread starter AilingLore21
  • Start date Start date
  • Tags Tags
    Form
AI Thread Summary
To form an equation for an adder/subtractor, begin by creating truth tables for each output based on the binary inputs, including carries and borrows. Utilize Karnaugh maps (K-maps) for simplification of these outputs, deriving logic from the minterms. The discussion highlights confusion around the logic behind multiple-bit operations, particularly the role of AND gates and how they relate to carries in addition. It emphasizes the importance of understanding both addition and subtraction tables to establish the correct logical gate combinations. Comprehensive resources are suggested for further study on half adders, full adders, and truth table construction.
AilingLore21
Messages
26
Reaction score
0
I understand the concept of Kmaps, Quine method and forming a logic diagram but I'm lost at forming an equation from an addition and subtraction equation

For example: a 2 bit plus a 3 bit binary integer. I would have a 4 bit sum and 3 carries. However, how does one form the appropriate equation in order to convert it to a proper logic circuit?
 
Engineering news on Phys.org
AilingLore21 said:
I understand the concept of Kmaps, Quine method and forming a logic diagram but I'm lost at forming an equation from an addition and subtraction equation

For example: a 2 bit plus a 3 bit binary integer. I would have a 4 bit sum and 3 carries. However, how does one form the appropriate equation in order to convert it to a proper logic circuit?
Write a truth table for each output based on the inputs. Then do a K-map for each of the outputs and design the logic from the minterms... Can you show us what you have been reading about how to do this? :smile:
 
berkeman said:
Write a truth table for each output based on the inputs. Then do a K-map for each of the outputs and design the logic from the minterms... Can you show us what you have been reading about how to do this? :smile:

So these sites currently

:http://orimath.blogspot.com/2008/01/half-adder-full-adder-and-multiple-bit.html
http://www.electronics-tutorials.ws/combination/comb_7.html
http://www.allaboutcircuits.com/textbook/digital/chpt-9/full-adder/

Nobody explains how the truth table for multiple bits work. I assume they're half adders and full adders clumped together but how to form an equation from it? Like where did the AND gate come from? And why put the AND gate for the carries separately instead of putting it in one 3 input AND gate for the 3 bit addition?
 
Last edited:
AilingLore21 said:
Doesn't explain how subtraction works. What I don't get is why does three inputs of 1 yields an output of 1 carry and 1 sum?
The answer to both questions: Write up the addition and subtraction tables completely with carry and borrow. Then deduce the logical gate combination.
AilingLore21 said:
Nobody explains how the truth table for multiple bits work.
Oh, yes they do. Start with https://en.wikipedia.org/wiki/Truth_table
 
Very basic question. Consider a 3-terminal device with terminals say A,B,C. Kirchhoff Current Law (KCL) and Kirchhoff Voltage Law (KVL) establish two relationships between the 3 currents entering the terminals and the 3 terminal's voltage pairs respectively. So we have 2 equations in 6 unknowns. To proceed further we need two more (independent) equations in order to solve the circuit the 3-terminal device is connected to (basically one treats such a device as an unbalanced two-port...
suppose you have two capacitors with a 0.1 Farad value and 12 VDC rating. label these as A and B. label the terminals of each as 1 and 2. you also have a voltmeter with a 40 volt linear range for DC. you also have a 9 volt DC power supply fed by mains. you charge each capacitor to 9 volts with terminal 1 being - (negative) and terminal 2 being + (positive). you connect the voltmeter to terminal A2 and to terminal B1. does it read any voltage? can - of one capacitor discharge + of the...
Thread 'Weird near-field phenomenon I get in my EM simulation'
I recently made a basic simulation of wire antennas and I am not sure if the near field in my simulation is modeled correctly. One of the things that worry me is the fact that sometimes I see in my simulation "movements" in the near field that seems to be faster than the speed of wave propagation I defined (the speed of light in the simulation). Specifically I see "nodes" of low amplitude in the E field that are quickly "emitted" from the antenna and then slow down as they approach the far...
Back
Top