- #1
- 133
- 0
I am learning about the implementations of digital logic gates using n-type and p-type transistors.
With the advent of these two transistors, isn't it possible to have more than one implementation of the NAND gate?
With the advent of these two transistors, isn't it possible to have more than one implementation of the NAND gate?