Solving Race Condition in D-type Flip-Flops for 4 Output Loop

  • Thread starter Thread starter Dr-NiKoN
  • Start date Start date
AI Thread Summary
The discussion focuses on creating a circuit with four outputs that sequentially activate one at a time with each pulse, but the user encountered race-condition errors in their D-type flip-flop. The issue stemmed from incorrectly using a latch as a flip-flop, which led to the race conditions. After troubleshooting, the user resolved the problem and successfully implemented the desired functionality. The conversation highlights the importance of using the correct components in digital circuit design to avoid timing issues. Proper understanding of flip-flops and latches is crucial for achieving reliable circuit behavior.
Dr-NiKoN
Messages
93
Reaction score
0
I'm trying to create a circuit that has 4 outputs, and loops over all of them so that only 1 output is high at each pulse.

Like this:
1 - 1
2 - 0
3 - 0
4 - 0

1 - 0
2 - 1
3 - 0
4 - 0

1 - 0
2 - 0
3 - 1
4 - 0

1 - 0
2 - 0
3 - 0
4 - 1

1 - 1
2 - 0
3 - 0
4 - 0

But, I'm getting race-condition errors inside my d-type flip-flop. So, I'm guessing it's something wrong with it.

Here is what it looks like:
http://folk.uio.no/thhildru/d-type.png

I don't really understand how a race-condition can happen here?
 
Last edited by a moderator:
Engineering news on Phys.org
Did you figure out the problem? Or do you still want help on this one?
 
Yup, I was trying to use a latch as a flip-flop. All worked out now :)
 
Very basic question. Consider a 3-terminal device with terminals say A,B,C. Kirchhoff Current Law (KCL) and Kirchhoff Voltage Law (KVL) establish two relationships between the 3 currents entering the terminals and the 3 terminal's voltage pairs respectively. So we have 2 equations in 6 unknowns. To proceed further we need two more (independent) equations in order to solve the circuit the 3-terminal device is connected to (basically one treats such a device as an unbalanced two-port...
suppose you have two capacitors with a 0.1 Farad value and 12 VDC rating. label these as A and B. label the terminals of each as 1 and 2. you also have a voltmeter with a 40 volt linear range for DC. you also have a 9 volt DC power supply fed by mains. you charge each capacitor to 9 volts with terminal 1 being - (negative) and terminal 2 being + (positive). you connect the voltmeter to terminal A2 and to terminal B1. does it read any voltage? can - of one capacitor discharge + of the...
Thread 'Weird near-field phenomenon I get in my EM simulation'
I recently made a basic simulation of wire antennas and I am not sure if the near field in my simulation is modeled correctly. One of the things that worry me is the fact that sometimes I see in my simulation "movements" in the near field that seems to be faster than the speed of wave propagation I defined (the speed of light in the simulation). Specifically I see "nodes" of low amplitude in the E field that are quickly "emitted" from the antenna and then slow down as they approach the far...
Back
Top