What is the Depletion Region in NMOSFET Transistors?

Click For Summary

Discussion Overview

The discussion revolves around the concept of the depletion region in NMOSFET transistors, particularly focusing on the relationship between the drain-source voltage (Uds) and gate-source voltage (Ugs), and how these affect current flow and the depletion region's characteristics. Participants also touch upon parasitic capacitance and its implications for transistor performance.

Discussion Character

  • Exploratory
  • Technical explanation
  • Conceptual clarification
  • Debate/contested

Main Points Raised

  • One participant expresses confusion about how current can increase when the depletion region's length decreases, suggesting a contradiction in understanding the relationship between voltage and current flow.
  • Another participant mentions the concept of parasitic capacitance, questioning its negative impact on high-frequency performance and the reasons for minimizing it.
  • A further reply explains that the increase in current is a second-order effect and that a first-order approximation shows the current remains constant, indicating a need for understanding basic principles before delving into more complex effects.
  • A participant shares their experience of struggling to grasp the transistor effect, indicating the complexity of the topic and the learning process involved.

Areas of Agreement / Disagreement

Participants do not reach a consensus on the relationship between the depletion region and current flow, with some expressing confusion and others providing explanations that suggest differing levels of understanding. The discussion on parasitic capacitance also indicates varying perspectives on its implications.

Contextual Notes

There are limitations in the discussion regarding the assumptions made about the first-order and second-order effects, as well as the definitions of terms like "saturation" and "constant current" mode, which remain unresolved.

Who May Find This Useful

This discussion may be useful for students and practitioners interested in semiconductor physics, particularly those studying NMOSFET operation and the effects of parasitic capacitance in electronic circuits.

Bassalisk
Messages
946
Reaction score
2
Hello,

I am a bit confused about depletion region in NMOSFET transistor. It says here in my book, that when you increase Uds (drain source) above Ugs(gate source) that the current get higher. Ok, makes sense if nothing, from Ohms law. Simultaneously, the depletion region get smaller in length due to that voltage, that is bigger than drain source one(I can grasp with that concept too) but when I put that together, it doesn't make sense...

How can current get higher when the path through it can travel gets smaller(on the other end though).

I attached an relevant image.
 

Attachments

  • 26d8947b255659d1a5ee2d5790e51063.jpg
    26d8947b255659d1a5ee2d5790e51063.jpg
    24 KB · Views: 485
Engineering news on Phys.org
UPDATE: Relevant to this question: parasitic capacitance, I understand somewhat how it occurs. But why are they so bad? And why would one try to get rid of that capacitance?
 
Bassalisk said:
UPDATE: Relevant to this question: parasitic capacitance, I understand somewhat how it occurs. But why are they so bad? And why would one try to get rid of that capacitance?

Parasitic capacitances reduce the high frequency performance of the transistor. They shunt away both input current and output current and hence reduce both input impedance and gain at high frequencies. The worst of all is the feedback capacitance, for example C_{gd} (aka the reverse transfer capacitance C_{rss}) in the common source configuration. The voltage variation across this capacitance gets multiplied by the voltage gain of the circuit, and so in turn does it's determent on the high frequency performance.
 
Last edited:
RE your original question :
How can current get higher when the path through it can travel gets smaller(on the other end though).

You have to understand that this increase in current is a second order effect. Meaning that to a first order approximation the current actually remains constant (The very mode of which your question refers to is call either "saturation" or "constant current" mode.)

So sorry to give you the "run around" here, but to understand the more esoteric second order effect you must first understand the basic "first order" approximation. To understand why the current increases you must first understand why it remains (approx) constant.

So you probably should ask that question first.
 
Took me 2 weeks to swallow the transistor effect... countless hours of searching. I guess I will have to do with FETs the same...

Thanks for your help, I have a good start though.
 

Similar threads

  • · Replies 8 ·
Replies
8
Views
17K
  • · Replies 1 ·
Replies
1
Views
4K
  • · Replies 5 ·
Replies
5
Views
2K
Replies
16
Views
11K
  • · Replies 5 ·
Replies
5
Views
2K
Replies
80
Views
5K
  • · Replies 7 ·
Replies
7
Views
4K
Replies
68
Views
7K
  • · Replies 3 ·
Replies
3
Views
6K
  • · Replies 3 ·
Replies
3
Views
4K