Why Does My 2:4 Decoder Solution Differ from the Book?

  • Thread starter Thread starter anhnha
  • Start date Start date
  • Tags Tags
    Confusion Decoder
AI Thread Summary
The discussion centers on the differences between two solutions for a 2:4 decoder circuit. The original poster expresses confusion about the implementation of Y0 in the book's solution compared to their own. They note that the book's design appears to prioritize equal loading on inverted and non-inverted signals, which may help maintain consistent propagation times across outputs. The importance of visual clarity in mapping the addressing sequence is also highlighted, suggesting that the book's approach is more accessible for beginners. Ultimately, the conversation emphasizes that while multiple solutions exist, achieving balance and uniformity in output characteristics is crucial for effective circuit design.
anhnha
Messages
179
Reaction score
1
Hi.
I am confused a bit about the solution for 2:4 decoder in the picture below.
Please help me with the question in the figure.
Thanks.

attachment.php?attachmentid=69132&stc=1&d=1398579539.jpg
 

Attachments

  • 2-4 decoder.jpg
    2-4 decoder.jpg
    24.6 KB · Views: 1,231
Engineering news on Phys.org
Think of the binary equivalent, 2 bits has how many possible conditions? The circuit is a translation of the Boolean logic. work out your boolean truth table. of a 2 bit circuit, then draw the same circuit with and or gates.
 
Hi.
I understand all possible conditions. I didn't draw Y1, Y2, Y3 because they are same in terms of implementation.
My confusion about Y0.
I am wondering why the author used that solution not mine.
 
most likely ease of understanding the address bus relation. Notice that he's taken care to add both conditions of A0 and A1 in separate lines where you did an equivalent with use of strictly high inputs? In the first case its easier for someone new to understand. Its easier to correlate the truth table to desired conditions.

edit: he's mapped the addressing in the following sequence for visual ease.

00
01
10
11

You've mapped
11 with an inverted condition later on then
01
10
11 or at least I hope you did as you only showed one decoded gate
 
Last edited:
Thanks. I see no difference in functioning between my solution and the key in the book.
I also can derive the circuit given in the solution.
However, I can't figure out why the author used the key solution not the one I get above.
 
I would say that the book design is such to keep the loading on inverted and non-inverted signals equal. Also if you look at the book solution, the output is virtually identical for each pin. This could also be to keep the propagation times equal in all outputs. There are numerous ways to solve a problem, but sometimes you need to see the complete solution and keep things in sync and balanced as possible for other reasons.

Your output stage using 2 transistors to pull the signal to rail, will cause a different voltage output when a current is supplied on a "high" output. This results in different output characteristics for different pins, again not a good thing. You really want the outputs and prop times equal for the outputs.
 
Last edited:
Very basic question. Consider a 3-terminal device with terminals say A,B,C. Kirchhoff Current Law (KCL) and Kirchhoff Voltage Law (KVL) establish two relationships between the 3 currents entering the terminals and the 3 terminal's voltage pairs respectively. So we have 2 equations in 6 unknowns. To proceed further we need two more (independent) equations in order to solve the circuit the 3-terminal device is connected to (basically one treats such a device as an unbalanced two-port...
suppose you have two capacitors with a 0.1 Farad value and 12 VDC rating. label these as A and B. label the terminals of each as 1 and 2. you also have a voltmeter with a 40 volt linear range for DC. you also have a 9 volt DC power supply fed by mains. you charge each capacitor to 9 volts with terminal 1 being - (negative) and terminal 2 being + (positive). you connect the voltmeter to terminal A2 and to terminal B1. does it read any voltage? can - of one capacitor discharge + of the...
Back
Top