How can I calculate Vout for a CMOS inverter?

  • Thread starter Thread starter perplexabot
  • Start date Start date
  • Tags Tags
    Cmos
AI Thread Summary
To calculate Vout for a CMOS inverter, it's essential to understand the operation of both the NMOS and PMOS transistors. When Vin is equal to Vdd (5V), the PMOS is in cutoff mode, while the NMOS is initially thought to be in saturation, but it actually operates in triode mode due to the lack of load current. The confusion arises from the expectation of NMOS current flow despite PMOS cutoff, leading to the conclusion that Vout is zero. The relationship between Vgs and Vth helps determine the operating mode of the PMOS, confirming it is in triode mode when no current flows. Understanding these principles is crucial for accurate analysis of CMOS inverter behavior.
perplexabot
Gold Member
Messages
328
Reaction score
5
Hi all. I don't know if I have given this enough thought but I will ask anyway. I know that a CMOS is an inverter, so for input High you will get output Low, and for input Low you will get output High. I am trying to find this out mathematically (or even just logically) but I can't seem to do it.

Say Vdd (power supply to pMOS) is 5v and Vin is also 5v. In this case the PMOS will be in cutoff mode and the NMOS will be in saturation mode. Vgs of the NMOS will be 5v. I don't know what to do next. I know that the saturation current equation for the NMOS does not include Vd (or Vds) when channel length modulation is neglected, so I have no idea how to get Vd of NMOS (AKA: Vd of PMOS, AKA: Vout).

PS: Another thing that is bothering me, is when say Vin is 5v (and Vdd is also 5v), the NMOS should have current passing through it (since in saturation) but the PMOS should not have current passing through it (since in cutoff). Kind of a paradox in my opinion. But it kind of makes sense that Vo will be zero in order to negate this current.

Anyone?
 
Engineering news on Phys.org
This short video should help you better understand the circuit .

Because if PMOS is cut-off then without the load NMOS current is 0A.
so NMOS is not in saturation but in triode mode (aka linear region).
 
Last edited by a moderator:
Jony130 said:
This short video should help you better understand the circuit .

Because if PMOS is cut-off then without the load NMOS current is 0A.
so NMOS is not in saturation but in triode mode (aka linear region).


Hey. Thanks for the reply and the youtube link (probably going to watch it a couple more times). So the schematic in the video is a cmos? I thought for a cmos both mosfets would have the same input (Vin) at their gates? Thanks again.
 
Last edited by a moderator:
perplexabot said:
Hey. Thanks for the reply and the youtube link (probably going to watch it a couple more times). So the schematic in the video is a cmos? I thought for a cmos both mosfets would have the same input (Vin) at their gates? Thanks again.
Yes, it is a CMOS circuit. CMOS --->Complementary MOS. So we need nMOS and pMOS in the circuit and we have a CMOS circuit. And circuit you have in mind is a CMOS inverter.
Also read this
http://forum.allaboutcircuits.com/showthread.php?p=314871#post314871
This also should help you understand basic principles of how we analyse such circuits.
 
Hey, I have a question about the video. For part a) the professor said that the pmos is in triode because it is on but has no current. I understand that there is no current since nmos is in cutoff, i also understand that the pmos is on. my question is how do u know the pmos is in triode and not in saturation?
 

Thread 'Underwater piezoelectric sensor array receive sensitivity'

Hi all I have some confusion about piezoelectrical sensors combination. If i have three acoustic piezoelectrical sensors (with same receive sensitivity in dB ref V/1uPa) placed at specific distance, these sensors receive acoustic signal from a sound source placed at far field distance (Plane Wave) and from broadside. I receive output of these sensors through individual preamplifiers, add them through hardware like summer circuit adder or in software after digitization and in this way got an...
View full post »

Thread 'Following up on the recent thread about Earth Resistance measurements'

I have recently moved into a new (rather ancient) house and had a few trips of my Residual Current breaker. I dug out my old Socket tester which tell me the three pins are correct. But then the Red warning light tells me my socket(s) fail the loop test. I never had this before but my last house had an overhead supply with no Earth from the company. The tester said "get this checked" and the man said the (high but not ridiculous) earth resistance was acceptable. I stuck a new copper earth...
View full post »
Thread 'Beauty of old electrical and measuring things, etc.'

Thread 'Beauty of old electrical and measuring things, etc.'

Even as a kid, I saw beauty in old devices. That made me want to understand how they worked. I had lots of old things that I keep and now reviving. Old things need to work to see the beauty. Here's what I've done so far. Two views of the gadgets shelves and my small work space: Here's a close up look at the meters, gauges and other measuring things: This is what I think of as surface-mount electrical components and wiring. The components are very old and shows how...
View full post »

Similar threads

Efficient CMOS Comparator Circuit for PWM Experiments with Sawtooth Generator
Replies
2
Views
3K
Why does the CMOS inverter operate in triode mode in static operation?
Replies
2
Views
4K
Class A Amplifier Sinusoidal Input/Output Relation
Replies
3
Views
3K
Engineering Diff gain of a push pull degenerated differential pair
Replies
6
Views
1K
Spikes in CMOS Inverter transients
Replies
10
Views
10K
Why is NGSPICE giving me wrong results for my inverter simulation?
Replies
4
Views
2K
How does the Pseudo NMOS inverter use Qp as an active load?
Replies
8
Views
8K
How Does Replacing NMOS with PMOS Affect the VTC Curve of a CMOS Inverter?
Replies
3
Views
5K
Trouble building a Buck Converter
Replies
14
Views
2K
Is It Necessary to Consider the Body Effect in Charge Pump Design?
Replies
1
Views
2K

Hot Threads

Recent Insights

Back
Top