Can I Fine Tune My Three-Phase Digital Output with a Programmable Delay Line?

  • Thread starter Thread starter Jdo300
  • Start date Start date
  • Tags Tags
    Delay Line
AI Thread Summary
The discussion focuses on enhancing a three-phase digital output circuit by incorporating a programmable delay line to fine-tune the phasing of the signals. The existing setup, which utilizes a shift register and NOR Gate, operates effectively with minimal delay, but external components may introduce unwanted latency. Aiming to mitigate these issues, the user seeks a delay line with an 80ns range and an 8-bit tuning byte, considering the Maxim DS1124 IC as a potential solution. Suggestions for alternative implementations using logic chips, including additional shift registers, are encouraged. The goal is to maintain precise timing at frequencies up to 22MHz to avoid significant operational problems.
Jdo300
Messages
548
Reaction score
5
Hello All,

I am working on a circuit that produces a three-phase output of digital pulses using a shift register and NOR Gate. the circuit, as it is now, works great with the delay between adjacent channels being less than 0.5 ns. But The three digital outputs of this circuit will be routed through other circuitry (drivers, Fets. and cable) that could produce unwanted delays between the channels.

I want to add a programmable delay line on the output of each channel that I can use to 'fine tune' the phasing to keep everything lined up. Since this circuit can operate up to 22MHz, any delays produced can cause significant issues.

The delay line I have in mind would have a range of about 80ns with, say an 8-bit tuning byte. I have found a nifty IC made by Maxim (DS1124) that can do this but I want to see if I can make something similar using logic chips. I have a few ideas but thought I would ask you all here if you have every come across anything like this.

Thanks,
Jason O
 
Engineering news on Phys.org
More shift registers immediately come to mind.
 
Very basic question. Consider a 3-terminal device with terminals say A,B,C. Kirchhoff Current Law (KCL) and Kirchhoff Voltage Law (KVL) establish two relationships between the 3 currents entering the terminals and the 3 terminal's voltage pairs respectively. So we have 2 equations in 6 unknowns. To proceed further we need two more (independent) equations in order to solve the circuit the 3-terminal device is connected to (basically one treats such a device as an unbalanced two-port...
suppose you have two capacitors with a 0.1 Farad value and 12 VDC rating. label these as A and B. label the terminals of each as 1 and 2. you also have a voltmeter with a 40 volt linear range for DC. you also have a 9 volt DC power supply fed by mains. you charge each capacitor to 9 volts with terminal 1 being - (negative) and terminal 2 being + (positive). you connect the voltmeter to terminal A2 and to terminal B1. does it read any voltage? can - of one capacitor discharge + of the...
Thread 'Weird near-field phenomenon I get in my EM simulation'
I recently made a basic simulation of wire antennas and I am not sure if the near field in my simulation is modeled correctly. One of the things that worry me is the fact that sometimes I see in my simulation "movements" in the near field that seems to be faster than the speed of wave propagation I defined (the speed of light in the simulation). Specifically I see "nodes" of low amplitude in the E field that are quickly "emitted" from the antenna and then slow down as they approach the far...
Back
Top