RC circuit, discharge with digital signal from FPGA

Click For Summary
SUMMARY

The discussion focuses on measuring the charge time of an RC circuit using an FPGA to control the discharge process for a 4x4 matrix keypad. The user seeks to discharge the capacitor without premature discharge, and suggestions include using a tri-state output from the FPGA I/O pin with appropriately sized resistors and capacitors. It is recommended to consult application notes from FPGA manufacturers, particularly Lattice, for guidance on using their components for analog-to-digital applications. Additionally, utilizing a GPIO pin to control an NPN transistor for discharging the capacitor is proposed.

PREREQUISITES
  • Understanding of RC circuit principles
  • Familiarity with FPGA I/O pin configurations
  • Knowledge of transistor operation, specifically NPN transistors
  • Experience with matrix keypad design and operation
NEXT STEPS
  • Research Lattice FPGA application notes for A/D conversion techniques
  • Learn about tri-state output configurations in FPGA design
  • Study the role of resistors and capacitors in RC circuits
  • Explore GPIO interfacing with NPN transistors for signal control
USEFUL FOR

This discussion is beneficial for electronics engineers, FPGA developers, and anyone involved in designing keypad interfaces or working with RC circuits in digital systems.

ttsky
Messages
20
Reaction score
0
Hi all,

my task is to measure the charge time of an RC circuit with a counter using FPGA, once the cap is charged, i must discharge it again for next input. Idea is to discharge it with a signal from FPGA, but what sort of circuit would allow this without discharging the cap prematurely?

if it helps, the circuit is for a 4x4 matrix keypad, row and colums tied to resistors and a cap, each button press should produce a diffrent charge time, i need the caps to be discharged before next keystroke.


Thanks

∫Aziz∫
 

Attachments

  • Untitled Diagram.jpg
    Untitled Diagram.jpg
    9.8 KB · Views: 550
Engineering news on Phys.org
I'm not sure I understand your stated task. Are you saying that you need to do this without any external supporting circuitry for the FPGA or do you intend on using external components?
You can use the FPGA alone, but your resistor values will need to be increased and the cap value lowered such that the FPGA I/O pin can be used as a discharge by pulling the cap low from a tri-state output (probably through a low value resistor to limit the current). To do this you need to set the resistor and cap values that the current in the discharge side is below the rated sink current of the I/O pin for the selected part. Search through the app notes of the various FPGA manufacturers about using their parts for A/D or with special inputs dedicated as comparator - I know Lattice has notes that describe this use.
 
You can use a GPIO - directly to a Base on an NPN, with a resistor to limit current. Cap ( to be discharged) -- Resistor -- Transistor Collector -the Transistor Emitter to ground.
 
Thank you for reply, There are no limitations on external circuits, however if i don't have to then i wont, i will explore those options and post an update soon.

thanks
 

Similar threads

  • · Replies 41 ·
2
Replies
41
Views
7K
  • · Replies 3 ·
Replies
3
Views
2K
  • · Replies 1 ·
Replies
1
Views
2K
  • · Replies 20 ·
Replies
20
Views
11K
  • · Replies 7 ·
Replies
7
Views
2K
  • · Replies 4 ·
Replies
4
Views
2K
Replies
1
Views
3K
  • · Replies 3 ·
Replies
3
Views
2K
  • · Replies 9 ·
Replies
9
Views
4K
  • · Replies 2 ·
Replies
2
Views
2K